Features ................................................................................................................................................................ 6
General Description .............................................................................................................................................. 7
Branch Metric Unit (BMU) ............................................................................................................................ 9
Add, Compare, and Select Unit (ACS)....................................................................................................... 10
Traceback Unit (TBU) ................................................................................................................................ 10
Memory Management Unit (MMU)............................................................................................................. 10
Bit Error Rate Monitor (BER)...................................................................................................................... 10
Other Modules............................................................................................................................................ 10
Configuring the Block Viterbi Decoder ................................................................................................................ 10
Data Type................................................................................................................................................... 12
Signal Descriptions ............................................................................................................................................. 12
Interfacing with the Block Viterbi Decoder .......................................................................................................... 14
BER (Bit Error Rate)................................................................................................................................... 21
Chapter 4. IP Core Generation............................................................................................................. 22
Licensing the IP Core.......................................................................................................................................... 22
Getting Started .................................................................................................................................................... 22
IPexpress-Created Files and Top Level Directory Structure............................................................................... 25
Instantiating the Core .......................................................................................................................................... 26
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
IPUG32_02.7, June 2010
2
Block Viterbi Decoder User’s Guide
Lattice Semiconductor
Table of Contents
Enabling Hardware Evaluation in Diamond:............................................................................................... 27
Enabling Hardware Evaluation in ispLEVER:............................................................................................. 27
Updating/Regenerating the IP Core .................................................................................................................... 27
Regenerating an IP Core in Diamond ........................................................................................................ 27
Regenerating an IP Core in ispLEVER ...................................................................................................... 28
Chapter 5. Support Resources ............................................................................................................ 29
Telephone Support Hotline ........................................................................................................................ 29
E-mail Support ........................................................................................................................................... 29
Local Support ............................................................................................................................................. 29
Internet ....................................................................................................................................................... 29
Revision History .................................................................................................................................................. 30
Appendix A. Resource Utilization ....................................................................................................... 31
LatticeECP and LatticeEC FPGAs ...................................................................................................................... 31
Ordering Part Number................................................................................................................................ 32
Ordering Part Number................................................................................................................................ 32
Ordering Part Number................................................................................................................................ 32
LatticeSC and LatticeSCM FPGAs ..................................................................................................................... 33
Ordering Part Number................................................................................................................................ 33
Ordering Part Number................................................................................................................................ 33
Ordering Part Number................................................................................................................................ 34
IPUG32_02.7, June 2010
3
Block Viterbi Decoder User’s Guide
Chapter 1:
Introduction
The Block Viterbi Decoder IP core is a parameterizable Viterbi Decoder for decoding different combinations of con-
volutionally encoded sequences. The decoder supports various code rates, constraint lengths, and generator poly-
nomials. It also allows soft-decision decoding and is capable of decoding punctured codes. The core can operate in
continuous or block modes, whichever is required by the channel. Either Tail Biting or Zero Flushing convolutional
codes can be decoded in the block mode. All the configurable parameters, including operation mode, generator
polynomials, punctured block size, and puncture pattern can be defined by the user to suit the needs of their appli-
cation. The code rate and puncture pattern can also be changed dynamically through input ports during the opera-
tion of the decoder. Lattice’s Block Viterbi Decoder IP is compatible with many networking and wireless standards
that use different methods of convolutional encoding at the encoder.
Quick Facts
Table 1-1
through
Table 1-4
give quick facts about the Block Viterbi Decoder IP core for LatticeEC™, Lat-
ticeECP™, LatticeECP2™, LatticeECP2M™, LatticeECP3™, LattticeSC™, LatticeSCM™, LatticeXP™, and
LatticeXP2™, devices.
Table 1-1. Block Viterbi Decoder IP Core for LatticeEC/ECP/XP Devices Quick Facts
Block Viterbi IP Configuration
IEEE
802.16
2004- SC
PHY
FPGA Families Supported
Core
Requirements
Minimal Device Needed
Targeted Device
Resource
Utilization
LUTs
sysMEM EBRs
Registers
Lattice Implementation
Design Tool
Support
Synthesis
Simulation
2
250
LFEC1E
LFECP6E
LFXP3C
500
LFEC10E
LFECP10E
LFXP10C
9950
16
3200
IEEE 802.16-
2004-OFDM
PHY
(dynamic
puncturing)
LFEC3E
LFECP6E
LFXP3C
2750
4
1050
IEEE 802.16-
2004-OFDM
PHY (fixed
puncturing)
LFEC6E
LFECP6E
LFXP6C
3300
4
1200
3GPP
DVB-S
IEEE
802.11A
LFEC3E
LFECP6E
LFXP3C
2600
4
900
LatticeEC/ECP/XP
LFEC20E-5F672C/ LFECP20E-5F672C/ LFXP20E-5F256C
Diamond
®
1.0 or ispLEVER
®
8.1
Synopsys
®
Synplify
®
Pro for Lattice D-2009.12L-1
Aldec
®
Active-HDL
®
8.2 Lattice Edition
Mentor Graphics
®
ModelSim
®
SE 6.3F
IPUG32_02.7, June 2010
4
Block Viterbi Decoder User’s Guide
Lattice Semiconductor
Introduction
Table 1-2. Block Viterbi Decoder IP Core for LatticeECP2/ECP2M/XP2 Devices Quick Facts
[font=微软雅黑][size=4]:pleased:I received a big box today, which is the development kit designated for the SensorTile development competition currently being held on the forum - the first batch of Sensor...
nmgST Sensors & Low Power Wireless Technology Forum
The Cypress Semiconductor CY8CKIT-149 PSoC 4100 S Plus Prototyping Kit is an easy-to-use prototyping platform designed for the PSoC 4100 S Plus device. The PSoC 4100 S Plus device is a programmable em...
Undertake electronic design (single-chip microcomputer) projects (I) PCB LAYOUT (2 layers or 4 layers) Lao Niu undertakes professional copying and drawing boards, with high quality and low price. You ...
My company is engaged in the development of automation equipment. We currently have a test project
The customer product hub USB needs to do some functional testing as follows:
Port A data read speed: ...
Is sdflash an api? The algorithm is immutable, it will erase and write the flash in its entirety. If I just want to do a partial erase, do I need to integrate the API into my program?...
[align=left][color=rgb(85, 85, 85)][size=4] As the MSP430 has evolved, so have the peripherals, including our beloved LCD. The number of segments, clock dividers, and segment programmability have all ...
On August 24th, Jin Yuzhi, CEO of Huawei's Intelligent Automotive Solutions BU, announced the first automotive application of Huawei Qiankun's unique Limera technology. This technology eliminates t...[Details]
How do you know if a machine is operating properly? The answer: by leveraging deep learning to detect anomalies in routine vibration data from industrial machines. Anomaly detection has many uses, ...[Details]
To enable real-time monitoring of home security and automatically dial a number for voice prompts or send text messages when an alarm occurs, a GPRS-based embedded telephone alarm system was design...[Details]
Recently, AstroBo Robot, a subsidiary of Chenxing Automation, launched a new mobile collaborative palletizing product. Leveraging an omnidirectional mobile chassis, an intelligent scheduling system...[Details]
Electric vehicles are powered by electricity, and charging is a device that supplements the vehicle's energy source. It is common to need to recharge the vehicle when driving. But can you charge th...[Details]
1. Multi-channel DAC technology bottleneck
Currently,
the development of multi-channel DAC technology focuses on two core challenges.
First, industrial applications urgently ...[Details]
On August 21, according to a report by Korean media SEDaily yesterday, according to semiconductor industry sources, the HBM4 samples provided by Samsung to Nvidia last month have passed initial tes...[Details]
introduction
Inverter air conditioners are a trend in the current era and have gradually become commonplace in countless households. Beyond their basic cooling and heating functions, air condi...[Details]
Qiangmao, your trusted semiconductor solutions partner, sincerely invites you to visit Electronics India 2025, South Asia's leading trade show for electronic components, systems, applications...[Details]
The evolution of high-speed networks remains guided by the same core objectives: increasing data rates, reducing latency, improving reliability, lowering power consumption, and maintaining or exten...[Details]
With the development of vehicle technology, there are more types of cars. Cars are divided into hybrid, pure electric vehicles, and fuel vehicles. For hybrid cars, they are divided into plug-in hyb...[Details]
Arm helps automakers bring new models to market at least a year earlier.
Zena CSS accelerates software and silicon development, enabling faster and more efficient delivery of AI cap...[Details]
Imagine you're trying to turn left onto a busy road. Car after car passes in front of you, and the long wait grows increasingly frustrating. Finally, a gracious driver slows down and makes room for...[Details]
summary
NFC (Near Field Communication) is a short-range, high-frequency wireless communication technology that allows contactless, point-to-point data exchange (within ten centimeters) between...[Details]
The development of electric vehicles is unstoppable. More and more people are choosing new energy vehicles. With the subsidies provided by the state and the shortage of resources, new energy vehicl...[Details]
ST Sensors & Low Power Wireless Technology Forum
京公网安备 11010802033920号
EEWORLD
