PL
IA
N
Features
■
Carbon element
■
10-30 mm travel
■
Center detent option
■
Single or dual gang
■
RoHS compliant*
The Model PDV Series is obsolete and
not recommended for new designs.
*R
oH
S
CO
M
T
PDV Series - Open Frame Slide Potentiometer
Electrical Characteristics
Taper .................................... Linear, audio
Standard Resistance Range
....................... 1 K ohms to 1 M ohms
Standard Resistance Tolerance.....±20 %
Residual Resistance
....................100 ohms or ±5 % max.
Environmental Characteristics
Operating Temperature ...-10 °C to +50 °C
Power Rating
Linear .....................................0.1 watt
Audio ....................................0.05 watt
Maximum Operating Voltage - Linear
10 mm Travel.........................100 VAC
15 mm Travel.........................100 VAC
20 mm Travel.........................200 VAC
30 mm Travel.........................200 VAC
Maximum Operating Voltage - Audio
10 mm Travel...........................50 VAC
15 mm Travel...........................50 VAC
20 mm Travel.........................150 VAC
30 mm Travel.........................150 VAC
Sliding Noise ........................ 47 mV max.
Mechanical Characteristics
13.0
(.511)
13.0
(.511)
Product Dimensions
PDVxx-x1P
"T" +
4.0
(.157)
7.3
(.287)
20
(.78)
PDVxx-x2P
"T" +
7.3
(.287)
4.0
(.157)
20
(.78)
TRAVEL "T"
5.0
(.196)
TRAVEL "T"
5.0
(.196)
Operating Force ............. 20 to 300 g-cm
Detent Torque ................. 50 to 400 g-cm
Lever Stop Strength ........... 3 kg-cm min.
Sliding Life ......................... 10,000 cycles
Std. Stroke Length ..... 10, 15, 20, 30 mm
Soldering Condition
Wave .............. 260 °C for 3 sec. max.
Manual .................... Not recommended
How To Order
E
T
E
L
O
S
B
O
0.5
(.019)
3.6
(.141)
1.5
(.059)
2.1
(.082)
2.0
(.078)
1.8
(.070)
0.5
(.019)
3.6
(.141)
0.5
(.019)
RECOMMENDED PCB LAYOUT
2
1
1.5
DIA. 6 PLCS.
(.059)
3
2
1
1.5
(.059)
2.1
(.082)
2.0
(.078)
1.8
(.070)
0.5
(.019)
RECOMMENDED PCB LAYOUT
1.5
DIA. 6 PLCS.
(.059)
3.0
(.118)
3
3
2
3.0
(.118)
"T" +
10
(.39)
1
3.0
(.118)
"T" +
PDV 10 - 2 1 P - 102 A
Model
Length of Travel
• 10 = 10 mm
• 15 = 15 mm
• 20 = 20 mm
• 30 = 30 mm
Detent Option
• 2 = No Detent
• 3 = Center Detent
Number of Gangs
• 1 = Single Gang
• 2 = Dual Gang
Mounting Type
(refer to drawings)
• P = Vertical Pins
• M = Horizontal Pins
Resistance Code (See Table)
Resistance Taper
• A = Audio Taper
• B = Linear Taper
Other styles available.
10
(.39)
SINGLE GANG
2
DUAL GANG
2
3
1
SCHEMATIC
1
1
2
3
3
DIMENSIONS:
MM
(INCHES)
SCHEMATIC
*RoHS Directive 2002/95/EC Jan. 27, 2003 including annex and RoHS Recast 2011/65/EU June 8, 2011.
Specifications are subject to change without notice.
The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.
Users should verify actual device performance in their specific applications.
Applications
■
Audio/TV sets
■
Car radio
■
Amplifiers/mixers/drum machines/
synthesizers
■
PCs/monitors
■
Appliances
PDV Series - Open Frame Slide Potentiometer
Product Dimensions
PDVxx-x1M
7.3
(.287)
4.0
(.157)
5.0
(.196)
1.0
(.039)
13.0
(.511)
13.0
(.511)
4.0
(.157)
Standard Resistance Table
PDVxx-x2M
7.3
(.287)
5.0
(.196)
1.0
(.039)
Resistance
(Ohms)
1,000
2,000
5,000
10,000
20,000
50,000
100,000
200,000
500,000
1,000,000
Resistance
Code
102
202
502
103
203
503
104
204
504
105
Derating Curve
3.6
(.141)
2.1
(.082)
2.0
(.078)
1.8
(.070)
2.3
(.090)
RECOMMENDED PCB LAYOUT
3.0
(.118)
2
1
N/C
1.0
DIA.
(.039)
5 PLCS.
N/C
8.5
(.334)
“T” + 10
(“T” + .393)
E
T
E
L
O
S
B
O
Rating Power Ratio (%)
1.8
(.070)
2.1
(.082)
3.6
(.141)
100
80
2.3
(.090)
2.0
(.078)
60
40
33
20
0
0
10 20 30 40 50 60 70 80 90 100
Ambient Temperature (°C)
RECOMMENDED PCB LAYOUT
3.0
(.118)
1.0
DIA.
(.039)
6 PLCS.
3.0
(.118)
3
2
1
3
2
1
3
8.5
(.334)
“T” + 10
(“T” + .393)
SINGLE GANG
2
1
1
3
DUAL GANG
2
3
3
2
SCHEMATIC
1
SCHEMATIC
DIMENSIONS:
MM
(INCHES)
REV. 02/14
Specifications are subject to change without notice.
The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.
Users should verify actual device performance in their specific applications.
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
