177-2-020-0-S-XS0-1433 datasheet, PDF

Datasheet> All Categories > The connector> The connector> 177-2-020-0-S-XS0-1433

177-2-020-0-S-XS0-1433: DescriptionBoard Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal; CategoryThe connector The connector; File Size964KB，1 Pages; ManufacturerMPE-Garry GmbH

Download Datasheet Parametric View All

177-2-020-0-S-XS0-1433 Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal

177-2-020-0-S-XS0-1433 Parametric

Parameter Name	Attribute value
Objectid	309021295
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.134 inch
subject depth	0.334 inch
body length	0.5 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	424VAC V
insulator material	THERMOPLASTIC
Manufacturer's serial number	177
Plug contact pitch	0.05 inch
Match contact row spacing	0.05 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	1.27 mm
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.112 inch
Terminal pitch	1.27 mm
Termination type	SOLDER
Total number of contacts	20

Preview

Download Datasheet

View All

Pin Header Sandwich 1,27 mm

Rated current

1,0 A

Rated voltage

100 V

RMS

/ V

Withstand voltage

300 V

RMS

for one minute

Material contact

Copper alloy

Material insulator

High temp. thermoplast UL94V-0

Operating temperature -40°C to +105°C

Max. processing temper. 260°C for 10 seconds

All dimensions in mm.

Series

177

pitch

termination

contact

size

1,27

MPE-Garry GmbH • Schäfflerstraße 13 • 87629 Füssen • Germany • Phone: +49 (0) 83 62 / 91 56-0 • Fax: +49 (0) 83 62 / 91 56-500 • Email: vk@mpe-connector.de • www.mpe-connector.de

Variation

PCB Layout

050 / 100

max.

pincount

☐

0,40

Product

group

n x 1,27

(n-1) x 1,27

2,50

(n-1) x 1,27

1,27

0,40

2,50

1,27

ø0,65 ±0,50

1,27

3,40

1,00

1,27

0,40

1,27

ø0,65 ±0,50

11,00

14,20

7,30

8,20

14,33

15,03

18,50

Plating:

T = Sn

F = Au

S = Selective Au

* No. of contacts:

Variation 1 = 003 - 050

Variation 2 = 006 - 100

Variation (1,2)

2,80

6,00

3,00

2,10

2,30

2,85

3,00

Plating contact (T,F,S)

6,10

2,00

2,35

8,48

9,18

12,50

e.g. 1000 = 10,00 mm

No. of contacts *

(003,... 100)

A (1/100 mm)

available in variation

see figure left

www.mpe-connector.de

Order code:

Mating series

see page

177-?-???-0-?-XS0-

????

187 185 349

4-5

4-7

4-8

1,27

n/2 x 1,27

(n/2-1) x 1,27

3-13

Recommended Resources

Concentrated Typical Circuit for Reference Voltage a

Three-way karaoke light renderer circuit

Negative voltage converter circuit diagram composed of LT1054

FM wireless microphone

PP output circuit diagram of tube amplifier CS8414+AD1865

555 DC welding machine energy-saving automatic switching circuit

I am new to 51 MCU. I need help with assembly and C language code of electronic clock with function key control.: [i=s]This post was last edited by firstsea on 2015-11-25 16:06[/i] [align=left][font=黑体][size=19px][b]I am new to 51 MCU and need help with assembly and C language code of electronic clock with functi...; firstsea 51mcu

Problems encountered in Xilinx simulation: Started : "Creating Tbw file". ERROR：ProjectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'invalid command name "0"'. Tcl_ErrnoId: unknown error Tcl_ErrnoMsg: No error _cmd: ::xilinx:：Dpm::dpm_ch...; eeleader FPGA/CPLD

[Uncle T's Library] "Analysis and Design of Analog Integrated Circuits (Fourth Edition)": [p=24, null, left][color=rgb(86, 86, 86)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=14px][url=https://download.eeworld.com.cn/detail/tyw/301799?src=2114][color=#0066cc]Chinese version: "Analysis a...; tyw Download Centre

Motion Estimation Algorithm Design and FPGA Implementation.pdf: Motion Estimation Algorithm Design and FPGA Implementation.pdf...; zxopenljx FPGA/CPLD

Question: The problem of unstable sampling on the rising edge of the clock: A very simple code written in Verilog, roughly: reg[1:0] q; //q is the data generated by calling the IP core fifo, the default is reg type output assign data_out={{4{q[0]}},{4{q[1]}}}; //data_out is t...; xyw FPGA/CPLD

Why does the network port chip (971) have the function of encoding and decoding?: So the data sent out through the network port chip is not the original data given by the CPU?...; mbwr Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components