EEWORLDEEWORLDEEWORLD

Part Number

Search

ADS8371IBPFBT

Description
16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE
Categoryaccessories   
File Size335KB,32 Pages
ManufacturerBurr-Brown
Websitehttp://www.burr-brown.com/
Download Datasheet Compare View All

ADS8371IBPFBT Online Shopping

Suppliers Part Number Price MOQ In stock  
ADS8371IBPFBT - - View Buy Now

ADS8371IBPFBT Overview

16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE

ADS8371
SLAS390A − JUNE 2003 − REVISED DECEMBER 2003
16 BIT, 750 kHz, UNIPOLAR INPUT, MICRO POWER SAMPLING
ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE
FEATURES
D
750-KSPS Sample Rate
D
High Linearity:
D
D
D
D
D
D
D
D
D
D
APPLICATIONS
D
D
D
D
D
Medical Instruments
Optical Networking
Transducer Interface
High Accuracy Data Acquisition Systems
Magnetometers
− +0.9 LSB INL Typ,
+1.5
LSB Max
− −0.4/+0.6 LSB DNL Typ,
+1
LSB Max
Onboard Reference Buffer and Conversion
Clock
0 V to 4.096 V Unipolar Inputs
Low Noise: 88 dB SNR
High Dynamic Range: 110 dB SFDR
Very Low Offset and Offset Drift
Low Power: 130 mW at 750 KSPS
Wide Buffer Supply, 2.7 V to 5.25 V
Flexible 8-/16-Bit Parallel Interface
Direct Pin Compatible With
ADS8381/ADS8383
48-Pin TQFP Package
DESCRIPTION
The ADS8371 is an 16-bit, 750 kHz A/D converter. The
device includes a 16-bit capacitor-based SAR A/D
converter with inherent sample and hold. The ADS8371
offers a full 16-bit interface or an 8-bit bus option using two
read cycles.
The ADS8371 is available in a 48-lead TQFP package and
is characterized over the industrial −40°C to 85°C
temperature range.
SAR
+IN
−IN
REFIN
+
_
Output
Latches
and
3-State
Drivers
BYTE
16-/8-Bit
Parallel DATA
Output Bus
CDAC
Comparator
Conversion
and
Control Logic
CONVST
BUSY
CS
RD
Clock
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright
2003, Texas Instruments Incorporated

ADS8371IBPFBT Related Products

ADS8371IBPFBT ADS8371I ADS8371IB ADS8371IPFBR ADS8371IPFBT ADS8371IBPFBR
Description 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE
About Cultivating Ecosystem
I've been hearing a lot about ecosystems recently, such as Google and Alibaba. Personally, I feel that it's a process of big fish eating small fish and cultivating monopolies. What do you think?...
athlon6 Embedded System
How to send strings through the network interface (socket programming) in WinCE 5.0 in VS2005
Please help me, great forum experts! ! I found a template but it doesn't work when I import it into winCE5.0 programming! I'm so desperate to use it now...
落暮丨 Embedded System
[I contribute to the Xilinx Resource Center] A large amount of Verilog source code
A lot of Verilog source codeVerilog HDL 程序举例 一,基本组合逻辑功能: 双向管脚(clocked bidirectional pin) Verilog HDL: Bidirectional PinThis example implements a clocked bidirectional pin in Verilog HDL. The value of ...
wanghongyang FPGA/CPLD
Slow display speed
Why does the display speed slow down after I turn on the "average sampling" mode or set a longer persistence time when using Dingyang oscilloscope?...
lily608487 Test/Measurement
Scattered: Can ITU656 data without VSYNC/HREF trigger the CAMERA interrupt of S3C6410?
Can ITU656 data without VSYNC/HREF trigger the S3C6410 CAMERA interrupt? How to configure the S3C6410 CAMERA interface? What are the requirements for the CAMERA input? Can it be the standard 720*576 P...
eekingking Embedded System
My Beaglebone learning journey
Organize the previous posts and make a general post to facilitate communication.1. BeagleBone Hardware Performance Test_Weekly Planhttps://bbs.eeworld.com.cn/thread-324885-1-1.html 2. BeagleBone hardw...
chenzhufly DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2082  1807  182  402  882  42  37  4  9  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号