Philips Semiconductors
Product specification
Octal buffer/driver with parity, non-inverting (3-State)
74F656A
FEATURES
•
Significantly improved AC performance over 74F656
•
High impedance NPN base input for reduced loading
(40µA in High and Low states)
DESCRIPTION
The 74F656A is an octal buffer and line driver with parity
generation/checking designed to be employed as memory address
drivers, clock drivers and bus-oriented transmitters/receivers. These
parts include parity generator/checker to improve PC board density.
TYPICAL
PROPAGATION
DELAY
6.5ns
•
Ideal in applications where high output drive and light bus loading
•
74F656A combines 74F244 and 74F280A functions in one
package
are required (I
IL
is 40µA vs. FAST std of 600µA)
TYPE
74F656A
TYPICAL SUPPLY CURRENT
(TOTAL)
64mA
•
Non-inverting
•
3-State outputs sink 64mA and source 15mA
•
24-pin plastic Slim DIP (300mil) package
•
Inputs on one side and outputs on the other side simplifies PC
board layout
•
Combined functions reduce part count and enhance system
performance
•
Industrial temperature range available (–40°C to +85°C)
ORDERING INFORMATION
DESCRIPTION
24-pin Plastic Slim
DIP (300mil)
24-pin Plastic SOL
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F656AN
N74F656AD
INDUSTRIAL RANGE
V
CC
= 5V
±10%,
T
amb
= –40°C to +85°C
I74F656AN
I74F656AD
PKG DWG #
SOT222-1
SOT137-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
D0–D7
PI
OE0, OE1, OE2
ΣE, ΣO
Q0–Q7
Data inputs
Parity input
Output Enable Inputs (active Low)
Parity outputs
Data outputs
DESCRIPTION
74F(U.L.)
HIGH/LOW
2.0/0.066
1.0/0.033
1.0/0.033
750/106.7
750/106.7
LOAD VALUE
HIGH/LOW
40µA/40µA
20µA/20µA
20µA/20µA
15mA/64mA
15mA/64mA
NOTE:
One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.
2000 Jun 30
2
853-0383 24025
Philips Semiconductors
Product specification
Octal buffer/driver with parity, non-inverting (3-State)
74F656A
FUNCTION TABLE
INPUTS
OE0
L
L
H
X
X
H
L
X
Z
=
=
=
=
OE1
L
L
X
H
X
OE2
L
L
X
X
H
Dn
L
H
X
X
X
OUTPUTS
Qn
L
H
Z
Z
Z
FUNCTION TABLE for PARITY OUTPUTS
INPUTS
Number of inputs, High (PI, D0–D7)
Even - 0, 2, 4, 6, 8
Odd - 1, 3, 5, 7, 9
Any OEn = High
H = High voltage level
L = Low voltage level
Z = High impedance “off” state
ΣE
H
L
Z
PARITY
OUTPUTS
Σ0
L
H
Z
High voltage level
Low voltage level
Don’t care
High impedance “off” state
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
V
CC
V
IN
I
IN
V
OUT
I
OUT
T
amb
T
stg
Supply voltage
Input voltage
Input current
Voltage applied to output in High output state
Current applied to output in Low output state
Commercial range
Operating free-air temperature range
free air
Industrial range
Storage temperature range
–40 to +85
–65 to +150
PARAMETER
RATING
–0.5 to +7.0
–0.5 to +7.0
–30 to +5
–0.5 to +V
CC
128
0 to +70
UNIT
V
V
mA
V
mA
°C
°C
°C
RECOMMENDED OPERATING CONDITIONS
LIMITS
SYMBOL
V
CC
V
IH
V
IL
I
IK
I
OH
I
OL
T
amb
Supply voltage
High-level input voltage
Low-level input voltage
Input clamp current
High-level output current
Low-level output current
Commercial range
Operating free-air temperature range
free air
Industrial range
0
–40
PARAMETER
MIN
4.5
2.0
0.8
–18
–15
64
70
85
NOM
5.0
MAX
5.5
V
V
V
mA
mA
mA
°C
°C
UNIT
2000 Jun 30
5
京公网安备 11010802033920号
EEWORLD
