EEWORLDEEWORLDEEWORLD

Part Number

Search

50514-C024C

Description
Board Connector, 102 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal,
CategoryThe connector    The connector   
File Size339KB,5 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

50514-C024C Overview

Board Connector, 102 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal,

50514-C024C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1786044032
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL8.85
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 7.62 MM
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL
Contact completed and terminatedGOLD OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsYES
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts102
UL Flammability Code94V-0
PDM: Rev:L
STATUS:
Released
Printed: May 13, 2011
.
DSP emulator differences
1. What is the difference between real-time debugging tools and traditional emulators? DSP focuses on data stream processing, while MCU (such as X86, ARM) focuses on event processing. Data streams nee...
Jacktang DSP and ARM Processors
1kHz, 0dB test signal
I saw a question like this online, let's see what everyone thinks: Q: When testing DVD and audio equipment, a test signal is usually used, a 1kHz, 0dB signal. What is the specific definition of this s...
topwon Analog electronics
485 wireless transmission communication module
485 wireless transmission communication module ZLAN9700/ZLAN9743 LoRa is a cost-effective long-distance wireless communication solution. Compared with GPRS and 4G solutions, LoRa does not require mont...
wzzlin123 51mcu
A personal summary of Verilog grammar rules
Verilog Syntax Rules 1. Verilog is divided into the following four levels:l Low-order switching model: the circuit consists of switches and storage pointsl Logical level description: use and, or, buf,...
eeleader FPGA/CPLD
[RISC-V MCU CH32V103 Review] -- Advancing Wiki -- Opening
[i=s]This post was last edited by wintonson on 2021-1-18 23:51[/i]【 RISC-V MCU CH32V103 Review】---Advancing Wiki--Opening ——Miscellaneous talks, environment establishment, data organization, and code ...
wintonson Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1129  855  2432  2856  544  23  18  49  58  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号