531AA84M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA84M0000DG

531AA84M0000DG: DescriptionLVPECL Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA84M0000DG Overview

LVPECL Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA84M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	84 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MB3722 power amplifier circuit diagram

Receive timing signal generation circuit diagram

Structural diagram of electric water boiler for railway passenger cars

Smart pulse electric bicycle charger circuit schematic diagram

555 water level control circuit (1)

Question about PCB aperture: Because the dsp is a bga package, I used 8mil (inner diameter)/12mil (outer diameter) vias and 6mil line width when the leads came out. I have asked some manufacturers, and the vias seem to be too sma...; dl_lvhaobo Analogue and Mixed Signal

Real diagram analysis of 7 classic op amp circuits: 1. Application of operational amplifier in active filteringThe figure above is a typical active filter circuit (Saron-Kay circuit, a type of Butterworth circuit). The advantage of active filtering is ...; btty038 Analog electronics

Job seeking: Does anyone need a senior WINCE engineer? Only in Shenzhen area!: Job search: Does anyone need a senior WINCE engineer? Only in Shenzhen area! Thanks!...; zhugjbest Embedded System

The principle of a DVD player that can watch programs using a USB flash drive: Actually, it is to use the function of DVD player, insert the USB disk into the USB port of DVD player, read the programs on the USB disk through DVD player, and watch the contents on the USB disk on ...; hawkjay Embedded System

How to call simulation waveform: How to call ModelSim-Altera 10.0d (Quartus II 12.0) in quartusⅡ12.0? After many days, the results still cannot be displayed. Please help me....; 陈震伟 FPGA/CPLD

STM32F051 is here...: Features ■ Operating conditions: – Voltage range: 2.0 V to 3.6 V ■ ARM 32-bit Cortex-M0 CPU (48 MHz max) ■ Memories – 16 to 64 Kbytes of Flash memory – 8 Kbytes of SRAM with HW parity checking ■ CRC c...; Blwk-lps stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components