SN74AHC02DBR datasheet, PDF - EEWORLD Datasheet

SN74AHC02DBR: DescriptionQuadruple 2-Input Positive-NOR Gates 14-SSOP -40 to 125; Categorylogic logic; File Size1MB，28 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

SN74AHC02DBR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AHC02DBR	-	-	View	Buy Now

Quadruple 2-Input Positive-NOR Gates 14-SSOP -40 to 125

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SSOP
package instruction	SSOP-14
Contacts	14
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Is Samacsys	N
series	AHC/VHC/H/U/V
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	6.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NOR GATE
MaximumI(ol)	0.008 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	2/5.5 V
Maximum supply current (ICC)	0.02 mA
Prop。Delay @ Nom-Sup	8.5 ns
propagation delay (tpd)	13 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	5.3 mm
Base Number Matches	1

[TI's first low-power design competition] The exam will be held in two days, update the schematic first: Two TMP112s are connected to the same IIC bus. FR5969 minimum system.0.97 inch OLEDPCB appearance....; 王项电子 Microcontroller MCU

I want to draw full screen with GDI, but (0,0) is not the vertex of screen coordinates. How can I make (0,0) represent the vertex of screen coordinates?: In WinCE, my MFC program uses GDI to draw full screen, but (0,0) is not the screen coordinate vertex B, but corresponds to the vertex A of the area below the title. B-------------------- title A------...; fengyunbd Embedded System

Power Design Tips 50: How to Avoid Common Defects of Aluminum Electrolytic Capacitors: [p=20, null, left][font=Helvetica][size=4][color=#000000][backcolor=white]Aluminum electrolytic capacitors have long been a popular choice for power supplies because of their low cost. However, they h...; wstt Analogue and Mixed Signal

MATLAB has an Android version: [b]MATLAB Mobile for Android Overview [url]https://www.mathworks.cn/videos/matlab-mobile-for-android-overview-72032.html?s_eid=PSM_4586[/url][/b]...; 白丁 FPGA/CPLD

Free application for motor control development board + AM5728 basic development kit [Activity sharing]: Application date: From now until September 13 {:1_97:} [b]Latest notice from Arrow (trial period extended to 4 weeks): [/b] On August 28, we launched a free trial of the SEED-DBS28377 and SEED-DBS5728...; nmg Embedded System

Resistor Programmable Oscillator: Building a clock should be one of the simplest engineering design tasks, unless you need it to be small, stable, and adjustable. 　　Some traditional approaches require a 555-type timer, or a comparator...; fighting FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components