54242-410321400LF datasheet, PDF

Datasheet> All Categories > The connector> The connector> 54242-410321400LF

54242-410321400LF: DescriptionBoard Stacking Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54242-410321400LF Overview

Board Stacking Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-410321400LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
body width	0.169 inch
subject depth	0.551 inch
body length	3.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	MATTE TIN (79) OVER NICKEL (50)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	32
UL Flammability Code	94V-0
Base Number Matches	1

Preview

Download Datasheet

View All

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

Recommended Resources

Varistor spark elimination circuit a

Typical application connection diagram of TH103

Light, sound and touch three-control stair delay switch circuit

Practical delay light circuit (3)

LT3599 driver LED application circuit

MAX882, 883, 884 typical application circuit diagram

pci9054 cannot be adjusted. I wonder if it is due to FPGA timing delay.: The company has a mature architecture, but it has problems for me. Originally, LCLK was directly given by an external crystal oscillator. I entered the FPGA and then gave the 9054 chip through the FPG...; 流浪的猥琐 FPGA/CPLD

Here is a picture that explains one of the frequency band uses I shared before.: Millimeter waves usually refer to electromagnetic waves with a frequency band of 30~300GHz and a corresponding wavelength of 1~10mm. The operating frequency is between microwaves and far infrared wave...; btty038 RF/Wirelessly

[Problem Feedback] Anlu TangDynasty ChipWatcher clock source selection problem: As far as I understand, ChipWatcher should only allow one clock source to be selected. However, in actual use, it seems that even after selecting multiple ones, there is only one in the end. In this c...; littleshrimp FPGA/CPLD

Please help me~~a small program for intel8051: Store 20 data consecutively at RAM30H, move them to 50H, store and count the total number of 05H in the data block. How to do it in assembly~~Thanks for your advice~~...; mingboal Embedded System

I got my SensorTag, here are some pictures to show you: [align=center][b][size=7]I got my SensorTag, here are some pictures for demonstration[/size][/b][/align] [b]The sad thing is that there is no phone that supports 4.0: ([/b] [atta ch]137765[/attach]...; 在路上的旁观者 Wireless Connectivity

Risky Phenomena in FPGAs: When a signal passes through the wires and logic units inside the FPGA device, there is a certain delay. The size of the delay is related to the length of the wires and the number of logic units, and ...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components