3SMC60CATR13TIN/LEAD datasheet, PDF

Datasheet> All Categories > Discrete semiconductor> diode> 3SMC60CATR13TIN/LEAD

3SMC60CATR13TIN/LEAD: DescriptionTrans Voltage Suppressor Diode, 60V V(RWM), Bidirectional,; CategoryDiscrete semiconductor diode; File Size879KB，3 Pages; ManufacturerCentral Semiconductor

Download Datasheet Parametric View All

3SMC60CATR13TIN/LEAD Overview

Trans Voltage Suppressor Diode, 60V V(RWM), Bidirectional,

3SMC60CATR13TIN/LEAD Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
ECCN code	EAR99
Breakdown voltage nominal value	71.7 V
Maximum clamping voltage	96.8 V
Diode type	TRANS VOLTAGE SUPPRESSOR DIODE
polarity	BIDIRECTIONAL
Maximum repetitive peak reverse voltage	60 V
surface mount	YES
Base Number Matches	1

Preview

Download Datasheet

View All

3SMC5.0CA

THRU

3SMC170CA

SURFACE MOUNT SILICON

BI-DIRECTIONAL

GLASS PASSIVATED JUNCTION

TRANSIENT VOLTAGE SUPPRESSORS

3000 WATT, 5.0 THRU 170 VOLT

w w w. c e n t r a l s e m i . c o m

DESCRIPTION:

The CENTRAL SEMICONDUCTOR 3SMC5.0CA series

devices are surface mount bi-directional glass

passivated junction Transient Voltage Suppressors

designed to protect voltage sensitive components from

high voltage transients.

THIS DEVICE IS MANUFACTURED WITH A GLASS

PASSIVATED CHIP FOR OPTIMUM RELIABILITY.

Note: For uni-directional devices, please refer to the

3SMC5.0A series data sheet.

MARKING CODE: SEE MARKING CODE ON

ELECTRICAL CHARACTERISTIC TABLE

SMC CASE

• This series is UL listed, UL file number E130224

MAXIMUM RATINGS:

(TA=25°C unless otherwise noted)

Peak Power Dissipation (Note 1)

Operating and Storage Junction Temperature

SYMBOL

PPK

TJ, Tstg

3000

-65 to +150

UNITS

°C

ELECTRICAL CHARACTERISTICS:

(TA=25°C unless otherwise noted)

REVERSE

STAND-OFF

VOLTAGE

TYPE

VRWM

3SMC5.0CA

3SMC6.0CA

3SMC6.5CA

3SMC7.0CA

3SMC7.5CA

3SMC8.0CA

3SMC8.5CA

3SMC9.0CA

3SMC10CA

3SMC11CA

3SMC12CA

3SMC13CA

3SMC14CA

3SMC15CA

3SMC16CA

3SMC17CA

3SMC18CA

3SMC20CA

3SMC22CA

3SMC24CA

3SMC26CA

3SMC28CA

3SMC30CA

5.0

6.0

6.5

7.0

7.5

8.0

8.5

9.0

BREAKDOWN

VOLTAGE

VBR @ IT

MIN

6.40

6.67

7.22

7.78

8.33

8.89

9.44

10.0

11.1

12.2

13.3

14.4

15.6

16.7

17.8

18.9

20.0

22.2

24.4

26.7

28.9

31.1

33.3

MAX

7.25

7.67

8.30

8.95

9.58

10.23

10.82

11.5

12.8

14.0

15.3

16.5

17.9

19.2

20.5

21.7

23.3

25.5

28.0

30.7

33.2

35.8

38.3

TEST

CURRENT

1.0

MAXIMUM

REVERSE

LEAKAGE

CURRENT

IR @ VRWM

μA

2000

1000

400

200

100

5.0

MAXIMUM

CLAMPING

VOLTAGE

VC @ IPP

9.2

10.3

11.2

12.0

12.9

13.6

14.4

15.4

17.0

18.2

19.9

21.5

23.2

24.4

26.0

27.6

29.2

32.4

35.5

38.9

42.1

45.4

48.4

PEAK

PULSE

CURRENT

(Note 1)

IPP

326.0

291.3

267.9

250.0

232.6

220.6

208.4

194.8

176.4

184.8

150.6

139.4

129.4

123.0

115.4

106.6

102.8

92.6

84.4

77.2

71.2

66.0

62.0

CIDE

CIDG

CIDK

CIDM

CIDP

CIDR

CIDT

CIDV

CIDX

CIDZ

CIEE

CIEG

CIEK

CIEM

CIEP

CIER

CIET

CIEV

CIEX

CIEZ

CIFE

CIFG

CIFK

MARKING

CODE

Notes: (1) Non-repetitive 10x1,000μs pulse

R10 (11-September 2013)

Recommended Resources

Mixing circuit composed of integrated analog multiplier (MC1496)

Overvoltage and overcurrent protection circuit diagram suitable for any regulated power supply

Welding seam position online identification circuit

LMl872 (electronic toys and model vehicles) radio and infrared remote control receiving and decoding circuit

Cable test circuit

Voltage negative feedback bias circuit

FPGA connection DM642 problem: I am planning to do this, but I don't know if I can directly connect the output of the FPGA to the VPO/1 port of the DM642? Do I need to add a buffer device? The data frequency is 6.75MHZ...; maxcio DSP and ARM Processors

iOS implements BLE background continuous connection to peripheral devices: [p=22, null, left]The following introduces the development steps of iOS (iOS7) in the background BLE continuous connection to peripheral devices. [/p][p=22, null, left]Thanks to [color=rgb(37, 143, 18...; btsdk Wireless Connectivity

A Problem in Designing DMA: I encountered a problem when doing DMA. I found that the memory write request TLP constructed by the constructed FPGA can be written into the PCIe core, and I can see that trn_tbuf_av keeps decreasing...; eeleader-mcu FPGA/CPLD

A rare epiphyllum: ...; zcgzanne Talking

What do you think! 10 life tips from 100 years ago: What do you think! 10 life tips from 100 years ago...; qwqwqw2088 Talking

pxa270 timer problem: Hello everyone, I am working on the driver of PXA270, and I have encountered a problem with the timer. I use timer0 as the system timer, and the clock source used is 13M, and the system can run normal...; liuxinstar ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components