100322FC datasheet, PDF - EEWORLD Datasheet

100322FC: DescriptionBuffer, 100K Series, 9-Func, 1-Input, ECL, CQFP24, CERPACK-24; Categorylogic logic; File Size219KB，10 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

100322FC Overview

Buffer, 100K Series, 9-Func, 1-Input, ECL, CQFP24, CERPACK-24

Parameter Name	Attribute value
Parts packaging code	QFP
package instruction	QFF,
Contacts	24
Reach Compliance Code	unknown
Is Samacsys	N
series	100K
JESD-30 code	S-GQFP-F24
Logic integrated circuit type	BUFFER
Number of functions	9
Number of entries	1
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature
Output characteristics	OPEN-EMITTER
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
propagation delay (tpd)	1.35 ns
Certification status	Not Qualified
Maximum seat height	2.159 mm
surface mount	YES
technology	ECL
Temperature level	OTHER
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Base Number Matches	1

Ask a question, under WINCE4.2, how to use C# to write a sound playback program for WAV files?: Give me a hint, I use WINCE4.2 system, VS2003 C# development....; flyshade Embedded System

Undervoltage indication circuit made with 555 circuit: This circuit has been tested repeatedly in experiments. When the voltage is lower than 13.96V~14.11V, the green light is on, and the red light is on under normal circumstances. In the figure, D8 is a ...; yangyilang88 Power technology

LM3S2B93 LDO Problem: When designing a circuit using LM3S2B93, I originally wanted to use the on-chip LDO to provide VDDC. However, I saw in ERRATA that using the on-chip LDO has problems. There is a small risk of flash co...; songhaifei Microcontroller MCU

LPC1549 flash locked: When debugging mdk, it prompts that the flash cannot be accessed. When erasing with flash magic, it prompts that the automatic baud rate fails....; an736007364 NXP MCU

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

Small resistance tester based on 51 single chip microcomputer: Help, does anyone have any information?...; Q秒年个 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components