EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-808-50-2400

Description
Board Stacking Connector, 50 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size83KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54242-808-50-2400 Overview

Board Stacking Connector, 50 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

54242-808-50-2400 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1627215293
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.38
body width0.169 inch
subject depth0.945 inch
body length5 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee0
MIL complianceNO
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts50
UL Flammability Code94V-0
PDM: Rev:C
STATUS:
Released
Printed: Sep 01, 2004
Verilog basic syntax question connector usage discussion
input [1:0] in; // Define the input as 2-bit data output [1:0] out; //Define the output as 2-bit data reg [1:0] out; .... out={out,in}; //Use the concatenation operator. The input and output are both ...
eeleader-mcu FPGA/CPLD
Please explain the touch principle in the figure below
s3 is the manual key position, how does it work?...
john_wang Analog electronics
Problems encountered when debugging LPC1769 project
I'm working on an LPC1769 board recently. I encountered some problems when I first started building a project. I tried for a long time and searched a lot of information on the Internet but couldn't so...
雨轩.念 NXP MCU
How much can my friends who work in embedded systems afford in Beijing with their monthly salary?
A friend of mine wants to work in Beijing. He has 3 years of experience in embedded systems. He is good at software and hardware. He can work on general projects independently. Can you please help me ...
simonprince Talking
Knowledge about op amps
[i=s] This post was last edited by paulhyde on 2014-9-15 09:37 [/i] Some used op amp chip information and op amp usage tips~~~...
selia1987 Electronics Design Contest
The difference between cpld and fpga
Systematic comparison, shared with you: Although FPGA and CPLD are both programmable ASIC devices with many common features, they have their own characteristics due to the differences in the structure...
glorey FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1945  340  1920  269  850  40  7  39  6  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号