3D7205Z-100 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D7205Z-100

3D7205Z-100: DescriptionSilicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, 0.150 INCH, SOIC-8; Categorylogic logic; File Size42KB，4 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric View All

3D7205Z-100 Overview

Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, 0.150 INCH, SOIC-8

3D7205Z-100 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Delay Devices
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	compliant
series	CMOS/TTL
Input frequency maximum value (fmax)	0.67 MHz
JESD-30 code	R-PDSO-G8
length	4.9 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	500 ns
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7205

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D7205)

FEATURES

•

1 8

VDD

All-silicon, low-power CMOS

2 7

technology

3 6

GND

4 5

TTL/CMOS compatible

inputs and outputs

3D7205Z

Vapor phase, IR and wave

SOIC

(150 Mil)

solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

8 through 500ns

Delay tolerance:

5% or 2ns

Temperature stability:

±3%

typical (0C-70C)

Vdd stability:

±2%

typical (4.75V-5.25V)

Minimum input pulse width:

20% of total delay

14-pin DIP and 16-pin SOIC available as drop-in

replacements for hybrid delay lines

data

delay

devices,

inc.

PACKAGES

GND

VDD

N/C

GND

VDD

N/C

3D7205M DIP

3D7205H Gull-Wing

(300 Mil)

N/C

GND

VDD

N/C

3D7205 DIP

3D7205G Gull-Wing

3D7205K Unused pins

removed

(300 Mil)

3D7205S SOIC

(300 Mil)

FUNCTIONAL DESCRIPTION

The 3D7205 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 8.0ns through 100ns. The

input is reproduced at the outputs without inversion, shifted in time as per

the user-specified dash number. The 3D7205 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VCC

GND

N/C

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+5 Volts

Ground

No Connection

The all-CMOS 3D7205 integrated circuit has been designed as a reliable,

economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP

and a space saving surface mount 8-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER

DIP-8

3D7205M

3D7205H

SOIC-8

3D7205Z

DIP-14

3D7205

3D7205G

3D7205K

SOIC-16

3D7205S

TOLERANCES

TOTAL

DELAY (ns)

TAP-TAP

DELAY

(ns)

Max

Operating

Frequency

INPUT RESTRICTIONS

Absolute

Max

Oper. Freq.

Min

Operating

Pulse Width

Absolute

Min

Oper. P.W.

-8

-10

-15

-20

-25

-30

-50

-75

-100

NOTE:

-8

9.52 MHz

40.0

2.0

8.0

1.5

-10

6.67 MHz

50.0

2.5

10.0

2.0

-15

4.44 MHz

75.0

3.8

15.0

2.3

-20

3.33 MHz

100

5.0

20.0

2.5

-25

2.66 MHz

125

6.3

25.0

2.5

-30

2.22 MHz

150

7.5

30.0

3.0

-50

1.33 MHz

250

12.5

50.0

5.0

-75

0.89 MHz

375

18.8

75.0

7.5

-100

0.67 MHz

500

25.0 100

10.0

Any dash number between 8 and 100 not shown is also available.

71.4 MHz

50.0 MHz

33.3 MHz

25.0 MHz

20.0 MHz

16.7 MHz

10.0 MHz

6.67 MHz

5.00 MHz

52.5 ns

7.0 ns

75.0 ns

10.0 ns

113 ns

15.0 ns

150 ns

20.0 ns

188 ns

25.0 ns

225 ns

30.0 ns

375 ns

50.0 ns

563 ns

75.0 ns

750 ns

100.0 ns

1996 Data Delay Devices

Doc #96007

12/2/96

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Four-channel 64G linear modulator driver chip, do you know?

Bypass capacitor welding analysis

BTL type amplifier circuit diagram and characteristics

Working circuit diagram c of voltage regulator 7

Alarm type binary password control lock circuit

JJ1B-75 type auto-coupling step-down starter circuit

Is there anyone who is familiar with WIN XPe development? Please help me develop it.: We have developed a CNC system for equipment, which uses an industrial computer + DSP structure. The original design of the host computer was done in C++ under WIN XP. Now we hope to change it to an e...; 帐单 Embedded System

How streamlined is RISC-V? Everything that can be saved is saved!: RISC-V is a typical three-operand, load-store RISC architecture, including three basic instruction sets and six extended instruction sets, as shown in Table 1, where RV32E is a subset of RV32I and is ...; 木犯001号 FPGA/CPLD

Let me sink~~~: ...; lint001 Embedded System

Problems encountered during modelsim simulation: When using modelsim to simulate , sometimes the syntax is not supported and it says that it is only supported in System Verilog. However, my code compiles well in QuartusII. Is System Verilog differen...; eeleader-mcu FPGA/CPLD

C Programming for Experts eBook: :victory: :victory: 2 good e-books for learning C language,...; jxb01033016 Embedded System

AD-DC rectification, precision rectification: AD-DC rectification, precision rectification:1. What are the differences between a rectifier bridge, four diode rectification, and op amp rectification?2. After rectification, why is the positive half...; QWE4562009 Discrete Device

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components