EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01BG-0103CDI8

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size188KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

8N4QV01BG-0103CDI8 Overview

LVDS Output Clock Oscillator

8N4QV01BG-0103CDI8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompli
Oscillator typeLVDS
Base Number Matches1
Quad-Frequency Programmable
VCXO
IDT8N4QV01 REV G
DATA SHEET
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC
and N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps
(typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.

8N4QV01BG-0103CDI8 Related Products

8N4QV01BG-0103CDI8 8N4QV01AG-0103CDI8 8N4QV01BG-0103CDI 8N4QV01AG-0103CDI 8N4QV01BG-0142CDI8 8N4QV01AG-0059CDI 8N4QV01BG-0044CDI
Description LVDS Output Clock Oscillator LVDS Output Clock Oscillator LVDS Output Clock Oscillator LVDS Output Clock Oscillator LVDS Output Clock Oscillator LVDS Output Clock Oscillator LVDS Output Clock Oscillator
Reach Compliance Code compli compli compli compli compliant compliant compliant
Oscillator type LVDS LVDS LVDS LVDS LVDS LVDS LVDS
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) - -
Base Number Matches 1 1 1 1 - - -
Successfully generated C64+ code on the c6455 dsk board
[i=s]This post was last edited by Pinghu Qiuyue on 2016-2-6 18:57[/i] If you want to automatically generate algorithm code on the C64 PLUS chip, there are some ways to go. First, you have to add those...
平湖秋月 DSP and ARM Processors
MSP430 ADC12 sampling result question
I used MSP430F5529 ADC12 to sample a 50Hz 3V sinusoidal signal that passed through a 50Hz filter circuit, and obtained the result shown in the figure. The result is output in the form of 16bits signed...
haiqibian Microcontroller MCU
About frequency acquisition
#include#include#define ulong unsigned long #define uint unsigned int #define uchar unsigned char typedef unsigned char BYTE; typedef unsigned int WORD; typedef bit BOOL ; sbit KG = P3^0;//Gear select...
huajame Embedded System
[Help] How to control the overall power consumption from software?
The only power-consuming devices are the 7.5-bit LCD and the XTR115 two-wire power supply. The chip is MSP430F425 and  the overall power consumption is required to be less than 0.7mA. Now it is a litt...
zmqi Microcontroller MCU
DIY pedal controller based on Hercules (V): About the use of Hercules timer
In the design, a counter is needed as the standard of the software timer. The counter is required to increase once every 10ms and provide it as a benchmark for the software timer. I read the descripti...
tziang Microcontroller MCU
[CB5654 Intelligent Voice Development Board Evaluation] CDK development environment construction, re-flashing YoC Intelligent Voice SDK
Development board, end-cloud integrated development: Integrate Alibaba Cloud engine and Alibaba ecosystem to enrich cloud content Success rate End-side algorithm: End-side voice recognition algorithm ...
杨左使 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2844  2925  561  2126  1544  58  59  12  43  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号