54242-104-10-2600 datasheet, PDF

54242-104-10-2600: DescriptionBoard Stacking Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-104-10-2600 Overview

Board Stacking Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1621050536
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8.58
Other features	UNSHROUDED
body width	0.169 inch
subject depth	1.024 inch
body length	1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL/NICKEL PALLADIUM GOLD OVER NICKEL
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	10
UL Flammability Code	94V-0

PDM: Rev:G

STATUS:

Released

Printed: Dec 13, 2012

Meaning of FPGA pins: User I/O: No explanation required. Configuration pins: MSEL[1:0] Used to select configuration mode, such as AS, PS, etc. DATA0 FPGA serial data input, connected to the serial data output pin of the co...; 白丁 FPGA/CPLD

I have some trouble with DS1302. Can you help me with the program?: This is my DS1302. Can anyone help me try it? SCLK=P1^0, IO=P1^1, REST=P1^2; the digital tube segment is P3 port, the bit is P2^0-P2^3, but I show 1100. I don't know what's going on. Please help me ch...; ylf175300 51mcu

DeviceIoControl parameter transfer problem in WinCE6.0 audio driver: I am using the audio driver in the BSP that comes with LPC3250. When I call DeviceIoControl in the application to open the audio device, an error occurs during compilation, saying that IOCTL_WAV_MESSA...; yuanyou Embedded System

S3C2410 LED lighting small program! !: I just bought a development board and want to write a program to light up an LED. The s3c2410 board has two LEDs connected to GPF4 and GPF7. I want to light up these two LEDs, but I can't write a prog...; acc03 Embedded System

Basic knowledge that electronic engineers must know: [b][b]Electronic Engineers' Essential Basic Knowledge Handbook (10 Volumes)[/b][url=https://download.eeworld.com.cn/detail/maylove/1323]https://download.eeworld.com.cn/detail/maylove/1323[/url][/b]...; maylove Analogue and Mixed Signal

[Graduation Project] Design of Arbitrary Waveform Generator Based on Single Chip Microcomputer and CPLD.pdf: Design of arbitrary waveform generator based on single chip microcomputer and CPLD.pdf...; okwmj FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components