EEWORLDEEWORLDEEWORLD

Part Number

Search

71016S15PHGI8

Description
Sram 64kx16 asynchronous 5.0V static ram
Categorysemiconductor    Other integrated circuit (IC)   
File Size83KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

71016S15PHGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
71016S15PHGI8 - - View Buy Now

71016S15PHGI8 Overview

Sram 64kx16 asynchronous 5.0V static ram

71016S15PHGI8 Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategorySRAM
RoHSYes
Memory Size1 Mbi
Organizati64 k x 16
Package / CaseTSOP-44
PackagingReel
Factory Pack Quantity1500
CMOS Static RAM
1 Meg (64K x 16-Bit)
Features
Description
IDT71016S
64K x 16 advanced high-speed CMOS Static RAM
Equal access and cycle times
– Commercial : 12/15/20ns
– Industrial: 15/20ns
One Chip Select plus one Output Enable pin
Bidirectional data inputs and outputs directly TTL-
compatible
Low power consumption via chip deselect
Upper and Lower Byte Enable Pins
Commercial and industrial product available in 44-pin
Plastic SOJ package and 44-pin TSOP package
The IDT71016 is a 1,048,576-bit high-speed Static RAM organized
as 64K x 16. It is fabricated using high-perfomance, high-reliability CMOS
technology. This state-of-the-art technology, combined with innovative
circuit design techniques, provides a cost-effective solution for high-speed
memory needs.
The IDT71016 has an output enable pin which operates as fast as 7ns,
with address access times as fast as 12ns. All bidirectional inputs and
outputs of the IDT71016 are TTL-compatible and operation is from a single
5V supply. Fully static asynchronous circuitry is used, requiring no clocks
or refresh for operation.
The IDT71016 is packaged in a JEDEC standard 44-pin Plastic SOJ
and 44-pin TSOP Type II.
Functional Block Diagram
OE
Output
Enable
Buffer
A0 - A15
Address
Buffers
Row / Column
Decoders
I/O 15
Chip
Enable
Buffer
Sense
Amps
and
Write
Drivers
8
Low
Byte
I/O
Buffer
8
8
High
Byte
I/O
Buffer
8
,
CS
I/O 8
WE
Write
Enable
Buffer
64K x 16
Memory
Array
16
I/O 7
I/O 0
BHE
Byte
Enable
Buffers
BLE
3210 drw 01
SEPTEMBER 2013
1
©2013 Integrated Device Technology, Inc.
DSC-3210/11
Some op amp information
It may be helpful for those who are preparing for this year's competition. [[i] This post was last edited by zhangdaoyu on 2011-8-6 21:47 [/i]]...
zhangdaoyu Analog electronics
I want to buy a development board, can you recommend one to me?
It should be cost-effective, not too expensive, but not too few functions!...
wanggq FPGA/CPLD
Help Designing an instruction register using VHDL Urgent Thanks
Help! Design an instruction register using VHDL. Thanks everyone! Happy New Year!...
allanfy Embedded System
802.11ac Wave 2 Technical FAQs
...
dontium RF/Wirelessly
Stratix IV and HardCopy IV Introduction White Paper
Altera’s introduction of the Stratix IV and HardCopy IV device families in the second quarter of 2008 marked the birth of the world’s first 40-nm FPGAs and the industry’s only risk-free migration path...
FPGA小牛 FPGA/CPLD
Recruiting experts in embedded hardware design (long-term validity)
Due to business development needs, our company is now recruiting long-term part-time embedded design experts for engineers working in Xi'an or qualified graduate students. The specific requirements ar...
xaqtdz Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 92  2532  1651  135  2510  2  51  34  3  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号