BC105C223JZB9AA0 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> BC105C223JZB9AA0

BC105C223JZB9AA0: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.022uF, Surface Mount, 1210, CHIP; CategoryPassive components capacitor; File Size141KB，8 Pages; ManufacturerAVX

Download Datasheet Parametric View All

BC105C223JZB9AA0 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.022uF, Surface Mount, 1210, CHIP

BC105C223JZB9AA0 Parametric

Parameter Name	Attribute value
Objectid	7110110229
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.88
capacitance	0.022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.02 mm
JESD-609 code	e0
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Bulk
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
size code	1210
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND
width	2.5 mm

Preview

Download Datasheet

View All

COTS Plus - BC Series

General Specifications

GENERAL DESCRIPTION

Extended range MLCCs for avionic, defense, and space applications have

been available from AVX for many years, typically to customer specification

control documents. The COTS PLUS - BC series now consolidates the main

test options into standard catalog offerings, eliminating the need to generate

custom specifications for each application. Key test options from MIL-PRF-

55681 are applied to BME and PME devices in NP0 and X7R temperature

characteristic dielectrics.

PRODUCT ADVANTAGES

• Higher CV capability than standard PME

• BME and PME technology

• Voltage Range up to 500V

APPLICATIONS

Defense/Aerospace

• Extended Range MLCC for all Applications

• Low weight/payload, small footprint

• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling

HOW TO ORDER

Series

Size

02 = 0402

03 = 0603

05 = 0805

06 = 1206

10 = 1210

12 = 1812

13 = 1825

102

Capacitance

Code (In pF)

2 Sig. Digits +

Number of

Zeros

Extened Test Level

0 = Not Applicable

1 = DPA IAW EIA-469

2 = 85/85 @ RV for 96 hours

3 = DPA and 85/85 @ RV

Dielectric

Voltage

Z = 10V A = C0G (NP0)

Y = 16V C = X7R

3 = 25V

5 = 50V

1 = 100V

2 = 200V

V = 250V

7 = 500V

Capacitance

Failure Rate

Termination

Tolerance

Z = COTS Plus T = 100% TN

B = ±.10 pF

B = Tin/Lead

C = ±.25 pF

(5% min Lead)

D = ±.50 pF

J = Tin/Lead (60/40)

F = ±1% (≥ 10 pF)

G = ±2% (≥ 10 pF)

J = ±5%

K = ±10%

M = ±20%

* B, C & D tolerance for ≤10 pF values.

Packaging

Base Group A Test Level

1 = 7" T&R

AA = Group A per MIL-PRF-55681

3 = 13" T&R

SA = Group A per MIL-PRF-55681

6 = Waffle Pack

with SLDC

(SLDC = Single Lot Date Code)

9 = Bulk

CONFORMANCE TEST LEVELS

Base Group A Test Options

Voltage Conditioning IAW MIL-PRF-55681

Elevated IR Sample

Visual and Mechanical Inspection

Solderability

Single Lot Date Code (SLDC)

Group A Data Summary

✓

Extended Test Options

Not Applicable

DPA IAW EIA-469

85°C/85% RH @ Rated Voltage / 96 Hrs

DPA and 85/85 @ Rated Voltage

Code

081516

Recommended Resources

Signal simulator circuit diagram

Flowing water lantern

DC voltage-current conversion circuit

Accurate 12V battery automatic charger circuit

555 should flow voltage too high, too low monitoring circuit

Computer motherboard circuit diagram 810 2_15

【Big Giveaway】EE_FPGA Development Board PCB Blank Board!!! (Thanks for participating, the giveaway has been completed): Thank you for your enthusiastic participation. As of today, the blank PCB boards have been delivered!EE_FPGA will give away free EE_FPGA development board PCB blank boards. We hope that everyone can e...; chenzhufly FPGA/CPLD

Printing abnormal information problem: Data Abort: Thread=8ec8c000 Proc=8cca7b50 'gwes.exe' AKY=00008009 PC=03e47db8(ddi.dll+0x00007db8) RA=03e5078c(ddi.dll+0x0001078c) BVA=08000043 FSR=00000001 When running a large application on CE5.0, t...; azhe Embedded System

Analysis of LED drivers with Boost and Buck-Boost topologies: LED light source manufacturers and designers often mention solid-state lighting applications as "low hanging fruit on the tree". For example, garden path lighting or MR16 cup lights often only need a ...; czf0408 LED Zone

Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.8: [i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][size=4]Chapter 8 focuses on the errors of op amps in low-frequency applications. The topology of zero-drift amplifiers is ...; dai277530706 Analogue and Mixed Signal

How to import the numerical value of input signal in fft program: I have just debugged an assembled fft program, but I don't know how to import the numerical value of the input signal. I hope you experts can give me some advice. Thank you very much!...; liuconghan DSP and ARM Processors

How to add LOGO to the new version of AD: [font=宋体][size=4]After installing the new version of AD, you will find that some functions exist but you may not be able to find them, hahahaha, for example, if you want to define the shape of the boa...; logitech66 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components