101P52W277JL4C datasheet, PDF - EEWORLD Datasheet

101P52W277JL4C: DescriptionCeramic Capacitor, Ceramic, 100V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 270uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

101P52W277JL4C Overview

Ceramic Capacitor, Ceramic, 100V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 270uF,

Parameter Name	Attribute value
Objectid	863089356
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.5
capacitance	270 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	19.939 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

InstaSPIN-FOC lab2a and lab2b consultation: The following are the interrupt service functions of InstaSPIN-FOC lab 2a and lab 2b respectively: lab 2a: interrupt void mainISR(void) { HAL_PwmData_t negPwmData = {_IQ(0.0), _IQ(0.0), _IQ(0.0)}; // ...; Hoo Microcontroller MCU

Using Ceramic or Electrolytic Output Capacitors in DC/DC Converters—Why Not Both?: [i=s]This post was last edited by qwqwqw2088 on 2016-2-23 21:17[/i] [backcolor=rgb(255,255,255)]Repost a good article, everyone enjoy it! [/backcolor] [backcolor=rgb(255,255,255)]Ceramic or electrolyt...; qwqwqw2088 Analogue and Mixed Signal

Transmission Line Principles and Smith Chart: Transmission Line Principles and Smith Chart...; wonderto Test/Measurement

Why does the entire diagram become transparent after updating PCB in Altium Designer 15.0?: [size=5]This is the same post on Baidu :), but I use different software and open it in different places. Please help me solve it. [/size]:puzzle:[url]http://zhidao.baidu.com/link?url=uUFLvZMXxB9pgnjq7...; flying510 PCB Design

Please tell me, masters, what’s wrong with my program for collecting and sending data through the serial port and receiving and displaying it on another machine?: Send: void main() { U8 i,j; TMOD = 0x20; TH1 = 253; TL1 = 253; TR1 = 1; SCON = 0x40; while(1) { delay1(100); RH(); str[0] =U8RH_data_H; str[1]=U8RH_data_L; str[2]=U8T_data_H; str[3]=U8T_data_L; str[4]...; xiangbinlvcha 51mcu

When creating constraints for the frequency division program made on ise, the message "your design has no clocks" appears! ! !: The simulation is correct. The program is as follows. I would like to ask the expert to answer `timescale 1ns / 1ps ////////////////////////////////////////////////////////////////////////////////////...; yushiga FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components