C114121KCG1LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> C114121KCG1LF

C114121KCG1LF: DescriptionArray/Network Capacitor, 100V, C0G, 0.00012uF, Through Hole Mount, SIP-11, SIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size94KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

C114121KCG1LF Overview

Array/Network Capacitor, 100V, C0G, 0.00012uF, Through Hole Mount, SIP-11, SIP, ROHS COMPLIANT

C114121KCG1LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1250665990
package instruction	SIP,
Reach Compliance Code	compliant
capacitance	0.00012 µF
Capacitor type	ARRAY/NETWORK CAPACITOR
length	29.21 mm
Installation features	THROUGH HOLE MOUNT
negative tolerance	10%
Network Type	BUSSED C NETWORK
Number of components	10
Number of functions	1
Number of terminals	11
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
encapsulated code	SIP
Package shape	RECTANGULAR PACKAGE
positive tolerance	10%
Rated (DC) voltage (URdc)	100 V
Maximum seat height	7.62 mm
surface mount	NO
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal pitch	2.54 mm
Terminal shape	FLAT
width	3.3 mm

Preview

Download Datasheet

View All

Single-In-Line Conformal

Coated Capacitor Networks

C Series

Isolated or bussed circuits

4 to 14 Leads

Electrical

Rated Voltage

Capacitance Range

Tolerance

Temperature Coefficient

(% of Change)

Operating Temperature Range

J Tol.

±5%

K Tol.

±10%

M Tol.

±20%

25Vdc, 50Vdc, 100Vdc

10pF to 1μF (Custom 2.2pF to 10pF max.)

Z Tol.

+80% to -20%

Refer to Dielectric Table

CG & X7R: -55°C to +125°C

Y5V: -30°C to +85°C

Dielectric Table

Dielectric

X7R

Y5V

CG (NPO)

Specifications subject to change without notice.

Characteristics

±15% (-55 to +125°C)

+22% to -82% (-30 to +85°C)

±30ppm/°C

Values

1000pF to 1μF

100nF to 1μF

100pF to 1μF

General Note

TT electronics reserves the right to make changes in product specification without notice or liability.

All information is subject to TT electronics’ own data and is considered accurate at time of going to print.

www.bitechnologies.com www.irctt.com www.welwyn-tt.com

03.12

Recommended Resources

Current Regulation Op Amp

One of the inductive anti-theft alarm circuits using RD627 sensor

BA2181 touch step dimming light circuit

Micropower Temperature Measurement Circuit

Office wired intercom circuit diagram

875p computer motherboard circuit diagram_088

Multi-cell 36-48V Battery Management System Reference Design: [i=s]This post was last edited by qwqwqw2088 on 2019-12-4 08:29[/i]The TI design presented here provides monitoring, balancing, primary protection and gauging for 12- to 15-cell lithium-ion or lithium...; qwqwqw2088 Analogue and Mixed Signal

Implementation Rules of the 2010 Intel Cup Undergraduate Electronic Design Competition Embedded System Invitational Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 08:59[/i] 1. Training and registration of participating students1. The time of this special invitation competition starts from March 18, 2010 an...; open82977352 Electronics Design Contest

I have two problems encountered in debugging ultrasonic ranging. Please give me some guidance.: I used the typical 89C52 MCU control + 74LS04 drive transmission + CX20106 receiver circuit on the Internet. There is no problem with welding, and the distance measurement can be achieved. But the max...; 立志成为EEer 51mcu

EBAZ4205 mining board transformation based on Z7010: [i=s]This post was last edited by chenzhufly on 2019-6-11 00:32[/i]The main changes were to the power supply, adding a serial port and JTAG for easier debugging. As for the SD card, there is no plan t...; chenzhufly FPGA/CPLD

Discuss what issues need to be paid attention to when porting 51 programs to 430: [b][size=3][color=#000000]#define DS1302_IN P2IN #define DS1302_OUT P2OUT #define DS1302_RST BIT1 #define DS1302_SCLK BIT0 #define DS1302_SDI BIT2 //Define the port of MSP320 #define DS1302_RST_LO DS1...; fish001 Microcontroller MCU

FPGA Design Lessons Learned: I have been working on FPGA design for a while. I have experienced the joy of solving problems and the pain of searching for results and answers. Now I will summarize the problems and mistakes I often...; loca FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components