3KH25/1JND12(095) datasheet, PDF

3KH25/1JND12(095): DescriptionCard Edge Connector, 50 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3KH25/1JND12(095) Overview

Card Edge Connector, 50 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Green Insulator, Receptacle,

Parameter Name	Attribute value
Objectid	1225105412
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.7
Other features	NONE
body width	0.37 inch
subject depth	0.76 inch
body length	2.76 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.81 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.14 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	50
Evacuation force-minimum value	.278 N

Design of MOSFET drive circuit for electric bicycle controller (not original): [table=98%][tr][td][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [align=center] [/align][img]http://b.cnc.qzone.qq.com/ac/b.gif[/img] [size=16px]Electric bicycles are environmentally friendly, energy-...; taojl2006 Industrial Control Electronics

Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?: Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...; zw357234798 FPGA/CPLD

Design of Ethernet Controller Based on FPGA: I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...; 楚楚动人 FPGA/CPLD

What are the characteristics of voice data?: RT, what are the characteristics of voice data packaging? Is there any special mark?...; ljm930103 DSP and ARM Processors

CCS4 28335 Flash Fill: [align=left][color=#000] CKFA burning program, Appcoed.bin requires the entire Flash space to be filled, the space of 28335 is 256k * 16, so the size of the generated appcode.bin should be 512k * 8. A...; applejuice102 Microcontroller MCU

EE Times China Blog: Hi everyone,I'm a researcher for EE Times (Electronic Engineering Times U.S. edition.) EE Times recently opened "the EE Times China Blog"http://www.eetimes.com/blog/news/archives/china/index.html;jses...; EETimes PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components