AT49BV001AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > AT49BV001AN

Preview

AT49BV001AN: Description1-megabit (128K x 8) Single 2.7-volt Battery-Voltage⑩ Flash Memory; File Size143KB，18 Pages; ManufacturerAtmel (Microchip)

Download Datasheet View All

AT49BV001AN Overview

1-megabit (128K x 8) Single 2.7-volt Battery-Voltage⑩ Flash Memory

Preview

Download Datasheet

View All

Features

•

Single Supply for Read and Write: 2.7 to 3.6V

Fast Read Access Time – 55 ns

Internal Program Control and Timer

Sector Architecture

– One 16K Bytes Boot Block with Programming Lockout

– Two 8K Bytes Parameter Blocks

– Two Main Memory Blocks (32K Bytes, 64K Bytes)

Fast Erase Cycle Time – 3 Seconds

Byte-by-Byte Programming – 30 µs/Byte Typical

Hardware Data Protection

DATA Polling for End of Program Detection

Low Power Dissipation

– 15 mA Active Current

– 50 µA CMOS Standby Current

Typical 10,000 Write Cycles

•

1-megabit

(128K x 8)

Single 2.7-volt

Battery-Voltage

™

Description

The AT49BV001A(N)(T) is a 2.7-volt-only in-system reprogrammable Flash Memory.

Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with

Atmel’s advanced nonvolatile CMOS technology, the device offers access times to

55 ns with power dissipation of just 54 mW over the industrial temperature range.

Flash Memory

AT49BV001A

AT49BV001AN

AT49BV001AT

AT49BV001ANT

Pin Configurations

Pin Name

A0 - A16

RESET

I/O0 - I/O7

Function

Addresses

Chip Enable

Output Enable

Write Enable

RESET

Data Inputs/Outputs

No Connect

VSOP Top View (8 x 14 mm) or

TSOP Top View (8 x 20 mm)

Type 1

A11

A13

A14

VCC

*RESET

A16

A15

A12

A10

I/O7

I/O6

I/O5

I/O4

I/O3

GND

I/O2

I/O1

I/O0

PLCC Top View

A12

A15

A16

RESET*

VCC

I/O1

I/O2

GND

I/O3

I/O4

I/O5

I/O6

I/O0

A14

A13

A11

A10

I/O7

Note:

*This pin is a NC on the AT49BV001AN(T).

Rev. 3364C–FLASH–9/03

AT49BV001A(N)(T)

Device

Operation

READ:

The AT49BV001A(N)(T) is accessed like an EPROM. When CE and OE are low and

WE is high, the data stored at the memory location determined by the address pins is asserted

on the outputs. The outputs are put in the high impedance state whenever CE or OE is high.

This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES:

When the device is first powered on it will be reset to the read or

standby mode depending upon the state of the control line inputs. In order to perform other

device functions, a series of command sequences are entered into the device. The command

sequences are shown in the Command Definitions table. The command sequences are written

by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high.

The address is latched on the falling edge of CE or WE, whichever occurs last. The data is

latched by the first rising edge of CE or WE. Standard microprocessor write timings are used.

The address locations used in the command sequences are not affected by entering the com-

mand sequences.

RESET:

A RESET input pin is provided to ease some system applications. When RESET is at

a logic high level, the device is in its standard operating mode. A low level on the RESET input

halts the present device operation and puts the outputs of the device in a high impedance

state. If the RESET pin makes a high to low transition during a program or erase operation, the

operation may not be successfully completed and the operation will have to be repeated after

a high level is applied to the RESET pin. When a high level is reasserted on the RESET pin,

the device returns to the read or standby mode, depending upon the state of the control inputs.

By applying a 12V

0.5V input signal to the RESET pin, the boot block array can be repro-

grammed even if the boot block lockout feature has been enabled (see Boot Block

Programming Lockout Override section). The RESET feature is not available on the

AT49BV001AN(T).

ERASURE:

Before a byte can be reprogrammed, the main memory blocks or parameter

blocks which contains the byte must be erased. The erased state of the memory bits is a logi-

cal “1”. The entire device can be erased at one time by using a 6-byte software code. The

software chip erase code consists of 6-byte load commands to specific address locations with

a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase opera-

tion so that no external clocks are required. The maximum time needed to erase the whole

chip is t

. If the boot block lockout feature has been enabled, the data in the boot sector will

not be erased.

CHIP ERASE:

If the boot block lockout has been enabled, the Chip Erase function will erase

Parameter Block 1, Parameter Block 2, Main Memory Block 1 - 2, but not the boot block. If the

Boot Block Lockout has not been enabled, the Chip Erase function will erase the entire chip.

After the full chip erase the device will return back to read mode. Any command during chip

erase will be ignored.

SECTOR ERASE:

As an alternative to a full chip erase, the device is organized into sectors

that can be individually erased. There are two 8K-byte parameter block sections and two main

memory blocks. The 8K-byte parameter block sections and the two main memory blocks can

be independently erased and reprogrammed. The Sector Erase command is a six bus cycle

operation. The sector address is latched on the falling WE edge of the sixth cycle while the

30H data input command is latched at the rising edge of WE. The sector erase starts after the

rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will auto-

matically time to completion.

3364C–FLASH–9/03

BYTE PROGRAMMING:

Once the memory array is erased, the device is programmed (to a

logical “0”) on a byte-by-byte basis. Please note that a data “0” cannot be programmed back to

a “1”; only erase operations can convert “0”s to “1”s. Programming is accomplished via the

internal device command register and is a 4 bus cycle operation (please refer to the Command

Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs

last, and the data latched on the rising edge of WE or CE, whichever occurs first. Program-

ming is completed after the specified t

cycle time. The DATA polling feature may also be

used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT:

The device has one designated block that has

a programming lockout feature. This feature prevents programming of data in the designated

block once the feature has been enabled. The size of the block is 16K bytes. This block,

referred to as the boot block, can contain secure code that is used to bring up the system.

Enabling the lockout feature will allow the boot code to stay in the device while data in the rest

of the device is updated. This feature does not have to be activated; the boot block’s usage as

a write protected region is optional to the user. The address range of the boot block is 00000

to 03FFF for the AT49BV001A(N) while the address range of the boot block is 1C000 to

1FFFF for the AT49BV001A(N)T.

Once the feature is enabled, the data in the boot block can no longer be erased or pro-

grammed with input voltage of 5.5V or less. Data in the main memory block can still be

changed through the regular programming method. To activate the lockout feature, a series of

six program commands to specific addresses with specific data must be performed. Please

refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION:

A software method is available to determine if pro-

gramming of the boot block section is locked out. When the device is in the software product

identification mode (see Software Product Identification Entry and Exit sections) a read from

address location 00002H will show if programming the boot block is locked out for the

AT49BV001A(N), and a read from address location 1C002H will show if programming the boot

block is locked out for the AT49BV001A(N)T. If the data on I/O0 is low, the boot block can be

programmed; if the data on I/O0 is high, the program lockout feature has been activated and

the block cannot be programmed. The software product identification code should be used to

return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE:

The user can override the boot

block programming lockout by taking the RESET pin to 12 volts during the entire chip erase,

sector erase or byte programming operation. When the RESET pin is brought back to TTL lev-

els the boot block programming lockout feature is again active. This feature is not available on

the AT49BV001AN(T).

PRODUCT IDENTIFICATION:

The product identification mode identifies the device and man-

ufacturer as Atmel. It may be accessed by hardware or software operation. The hardware

operation mode can be used by an external programmer to identify the correct programming

algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification.

The manufacturer and device code is the same for both modes.

AT49BV001A(N)(T)

3364C–FLASH–9/03

Recommended Resources

Multifunctional conductivity tester circuit

Internal and external circuits for CPU input-output channelsa

μPC1185H2 power amplifier circuit diagram

LR7 typical application circuit diagram

Bipolar power circuit

Bypass split-phase capacitor braking reversible motor circuit

Can an analog switch simulate current?: Can an analog switch control a constant current source? In other words, can an analog switch simulate current?...; 轩辕默殇 Analog electronics

Show your MSP432 order and get a free Xiaomi bracelet. Only 10 or so spots left!: [size=5]Have you bought the newly launched TI MSP432 in the TI store recently? [/size] [size=5]Post an order for MSP432 and you will get a Xiaomi bracelet or 80 yuan E-coins ([url=https://bbs.eeworld....; maylove Microcontroller MCU

【Book Collection】Digital Signal Processing Tutorial (Second Edition): ...; wzt DSP and ARM Processors

TI Analog Applications Journal, First Quarter: [url=http://links.mkt102.com/ctt?kn=48&m=34745929&r=NDY4NzI1NjI2NQS2&b=0&j=NzAzNjg1NzIS1&mt=1&rt=0][font=楷体_GB2312][size=3]This issue's highlights[/size][/font][/url][font=楷体_GB2312][size=3]include th...; lixiaohai8211 Analogue and Mixed Signal

High power constant light control circuit: High power constant light control circuit...; fighting Industrial Control Electronics

Structure member passing problem: #include #include #includetypedef unsigned char uint8_t; typedef struct { char chip; unsigned int addr; int addr_length; void *buffer; unsigned int length; } twi_package_t; unsigned char i2c_addresses...; x700xt Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components