54122-418-09-1450R datasheet, PDF

54122-418-09-1450R: DescriptionBoard Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-418-09-1450R Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	306208001
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.571 inch
body length	0.9 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	18

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

I can't call out crc (x^5 + x^4 + x^2 + 1) using Verilog serial implementation. Please help me!: [img=802,221]http://h.hiphotos.baidu.com/zhidao/pic/item/241f95cad1c8a7866e2c6dbf6609c93d70cf5078.jpg[/img] It was simulated in modesim. Below is the .v file with the test program and crc written toge...; lidywk FPGA/CPLD

Using the mini2440 board to photograph a spider: The latest mini2440 is said to support a USB microscope. Here is the effect of the shot, please enjoy....; xyz.eeworld Embedded System

Analysis of the execution process of the X86 series CPU chip MOVSB and ADDC instruction groups and the design flow chart of the microcode (urgent): Analysis of the execution process of the MOVSB and ADDC instruction groups of the X86 series CPU chips and the design flow chart of the microcode. The execution process of these two instructions and t...; tayizhao Embedded System

Zigbee nv analysis: [p=19, null, left][color=rgb(0, 0, 0)][backcolor=rgb(254, 254, 242)][font=Verdana, Arial, Helvetica, sans-serif][size=13px][b]System NV area: [/b]Initialize NV data item osal_nv_item_init()[/size][/fo...; wateras1 RF/Wirelessly

Analysis of the auxiliary circuit of a DC output circuit controlled by a PWM signal: Hello everyone. Our company has a product whose input is a sinusoidal MPU signal, and whose output outputs a DC 4-20mA or 20-160mA signal according to the size of the input signal. I have attached the...; xxooi Analog electronics

Is it possible to divide a Flash into three partitions to store XIP, HIVE registry, and FATFS extended partition respectively?: PXA300 platform, OS is CE5. Flash size is 128M. 40M is used as binfs to store XIP. 64M is used as HIVE registry. The remaining 20M is unused. I want to make it an extended partition of FATFS. MBR has ...; eelee Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components