DSD1608
SLES040 – JUNE 2002
8-CHANNEL, ENHANCED MULTIFORMAT, DELTA-SIGMA,
DIGITAL-TO-ANALOG CONVERTER
FEATURES
D
Supports DSD and PCM Formats
D
Supports TDMCA
D
Accepts 16-, 18-, 20- and 24-Bit Audio Data for
PCM Format
–
–
–
Digital Filter Rolloff: Sharp or Slow Soft
Mute
Three Zero Flags
5-V Analog, 3.3-V Digital
D
Dual Supply Operation:
D
Package: 52-Pin TQFP
APPLICATIONS
D
Universal A/V Players
D
SACD Players
D
Car Audio Systems
D
Other Applications Requiring 24-Bit Audio
DESCRIPTION
The DSD1608 is a CMOS, monolithic, 8-channel
digital-to-analog converter which supports both PCM
audio data format and direct stream digital (DSD) audio
data format. The device includes an 8× digital
interpolation filter and a digital DSD filter with three
selectable frequency-response curves, followed by
Texas Instruments’ enhanced multilevel delta-sigma
modulator, which employs 4th-order noise shaping and
8-level amplitude quantization to achieve excellent
dynamic performance and improved tolerance to clock
jitter. Sampling rates up to 192 kHz for the PCM mode
and 64
×
44.1 kHz for the DSD mode are supported. A
full set of user-programmable functions is accessible
through a 4-wire serial control port, which supports
register write and read functions. The DSD1608
supports the time-division-multiplexed command and
audio data (TDMCA) format. The DSD1608 is available
in a 52-pin TQFP package.
D
Analog Performance (V
CC
= 5 V):
–
–
–
–
Dynamic Range: 108 dB, Typical
SNR: 108 dB, Typical
THD+N: 0.0012%, Typical
D
Full-Scale Output: 4 V
pp
, Typical
Includes 8× Oversampling Digital Filter for
PCM Format:
–
–
–
–
–
–
–
Stopband Attenuation: –60 dB
Passband Ripple:
±0.02
dB
Passband: 50 kHz, 70 kHz, 60 kHz at –3 dB
PCM Mode: 10 kHz to 200 kHz
DSD Mode: 64
×
44.1 kHz
128 f
S
, 192 f
S
, 256 f
S
, 384 f
S
, 512 f
S
, 768 f
S
Standard, I
2
S, and Left-Justified for PCM
Direct Stream Digital
Digital Attenuation
Digital De-Emphasis
D
Includes Digital DSD FILTER for DSD Format:
D
Sampling Frequency:
D
System Clock:
D
Data Formats:
D
User-Programmable Mode Controls:
–
–
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Copyright
2002, Texas Instruments Incorporated
DSD1608
SLES040 – JUNE 2002
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate
precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to
damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
PRODUCT
PACKAGE
PACKAGE
DESIGNATOR
PAH
OPERATION
TEMPERATURE
RANGE
–25°C t 85°C
25°C to
PACKAGE
MARKING
DSD1608
ORDERING
NUMBER
DSD1608PAH
DSD1608PAH
52-lead
52 l d TQFP
DSD1608PAHR
TRANSPORT
MEDIA
Tube
Tape and reel
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
DSD1608
Supply voltage
VCC1–VCC7
VDD1, VDD2
6.5 V
4V
±0.1
V
±0.1
V
–0.3
V to 6.5 V
–0.3
V to (VDD + 0.3 V)
–0.3 V to (VCC + 0.3 V)
±10
mA
–40°C to 85°C
–55°C to 150°C
150°C
260°C, 5 s
Supply voltage differences: VCC1–VCC7, VDD1, VDD2
Ground voltage differences: AGND1–6, DGND1, DGND2
Digital input voltage: PLRCK, PBCK, PDATA1–PDATA4, DSD1–DSD8, DBCK, DSCK, PSCK, RST
Digital input voltage: MC, MS, MDI, ZERO1, ZERO2, ZERO38, MDO
Analog input voltage
Input current (any pins except supplies)
Operatingtemperature
Storage temperature
Junction temperature
Lead temperature (soldering)
Package temperature (IR reflow, peak)
235°C, 10 s
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
at TA = 25°C, VDD = 3.3 V, VCC = 5 V; in PCM mode, fS = 44.1 kHz, system clock = 256 fS, 24-bit data; in DSD mode, fS = 2.8224 MHz
(= 64
×
44.1 kHz), system clock = 256
×
44.1 kHz, 1-bit data (unless otherwise noted)
PARAMETER
Resolution
DATA FORMAT (PCM MODE)
Audio data interface format
Audio data bit length
Audio data format
fS
Sampling frequency
System clock frequency
DATA FORMAT (DSD MODE)
Audio data interface format
Audio data bit length
fS
Sampling frequency
System clock frequency
fS = 44.1 kHz
fS = 44.1 kHz
Direct stream digital (DSD)
1 bit
64 fS
256 fS, 384 fS, 512 fS, 768 fS
Hz
kHz
fS = 44.1 kHz
Standard, I2S, left justified
16-, 18-, 20-, 24-bit selectable
MSB first, 2s complement
10
200
kHz
128 fS, 192 fS, 256 fS, 384 fS,
512 fS, 768 fS
TEST CONDITIONS
MIN
TYP
24
MAX
UNIT
Bits
(1) Pins 50, 51, 34, 33, 37, 38–45, 46–49: PBCK, PLRCK, DSCK, PSCK, DBCK, DSD1–DSD8, PDATA1–PDATA4.
(2) Pins 2, 3, 4, 36: MDI, MS, MC, RST.
(3) Pins 5–8: MDO, ZERO1, ZERO2, ZERO38.
(4) Analog performance specs are measured in the averaging mode using the System Twot audio measurement system by Audio Precisiont.
(5) These specs are measured under the condition that the OVR1, OVR0 in mode registers are set to (0,1). (The oversampling rate of the modulator
is 64 fS.) If the OVR1, OVR0 are (0,0) (32 fS oversampling: default), the specs are the same as at fS = 96 kHz.
2
www.ti.com
DSD1608
SLES040 – JUNE 2002
ELECTRICAL CHARACTERISTICS(continued)
at TA = 25°C, VDD = 3.3 V, VCC = 5 V; in PCM mode, fS = 44.1 kHz, system clock = 256 fS, 24-bit data; in DSD mode, fS = 2.8224 MHz
(= 64
×
44.1 kHz), system clock = 256
×
44.1 kHz, 1-bit data (unless otherwise noted)
PARAMETER
DIGITAL INPUT/OUTPUT
Logic family
VIH
VIL
IIH(1)
IIL(1)
IIH(2)
IIL(2)
VOH (3)
VOL (3)
Input logic level
VIN = VDD
VIN = 0 V
VIN = VDD
VIN = 0 V
IOH = –2 mA
IOL = +2 mA
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz(5)
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz(5)
EIAJ, A-weighted, fS = 44.1 kHz
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz(5)
EIAJ, A-weighted, fS = 44.1 kHz
Signal to noise
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
EIAJ, A-weighted, fS = 192 kHz(5)
Channel se aration
separation
fS = 44.1 kHz
fS = 96 kHz
fS = 192 kHz(5)
101
104
104
2.4
1
0.0012%
0.0015%
0.002%
0.0012%
0.0015%
0.002%
108
108
107
108
108
107
104
104
103
±0.5
0.0012%
EIAJ, A-weighted
EIAJ, A-weighted
VOUT = –90 dB
108
108
104
±0.5
±1
±1
V OUT = 0.5 VCC at BPZ
Full scale (0 dB)
AC load
4
±30
80% of VCC
50% of VCC
±6
±3
±60
dB
dB
dB
dB
% FSR
% FSR
mV
Vpp
Vdc
kΩ
dB
dB
dB
dB
0.0018%
65
TTL-compatible
2
0.8
10
–10
100
–10
Vdc
µA
Vdc
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Input logic current
Output logic level
DYNAMIC PERFORMANCE(4) (PCM MODE)
THD+N at VOUT = 0 dB
THD+N at VOUT =
–3
dB
3
Level linearity error
VOUT = –90 dB
DYNAMIC PERFORMANCE(4) DSD MODE (at fS = 64
×
44.1 kHz)
THD+N at VOUT = 0 dB
Dynamic range
Signal-to-noise ratio
Channel separation
Level linearity error
DC ACCURACY
Gain error
Gain mismatch, channel-to-channel
Bipolar zero error
ANALOG OUTPUT
Output voltage
Center voltage
Load impedance
(1) Pins 50, 51, 34, 33, 37, 38–45, 46–49: PBCK, PLRCK, DSCK, PSCK, DBCK, DSD1–DSD8, PDATA1–PDATA4.
(2) Pins 2, 3, 4, 36: MDI, MS, MC, RST.
(3) Pins 5–8: MDO, ZERO1, ZERO2, ZERO38.
(4) Analog performance specs are measured in the averaging mode using the System Twot audio measurement system by Audio Precisiont.
(5) These specs are measured under the condition that the OVR1, OVR0 in mode registers are set to (0,1). (The oversampling rate of the modulator
is 64 fS.) If the OVR1, OVR0 are (0,0) (32 fS oversampling: default), the specs are the same as at fS = 96 kHz.
3
DSD1608
SLES040 – JUNE 2002
www.ti.com
ELECTRICAL CHARACTERISTICS(continued)
at TA = 25°C, VDD = 3.3 V, VCC = 5 V; in PCM mode, fS = 44.1 kHz, system clock = 256 fS, 24-bit data; in DSD mode, fS = 2.8224 MHz
(= 64
×
44.1 kHz), system clock = 256
×
44.1 kHz, 1-bit data (unless otherwise noted)
PARAMETER
DIGITAL FILTER PERFORMANCE
8×
INTERPOLATION FILTER (SHARP ROLL OFF FILTER)
Pass band
Pass band
Stop band
Pass-band ripple
Stop-bandattenuation
Delay Time
8×
INTERPOLATION FILTER (SLOW ROLL OFF FILTER)
Pass band
Pass band
Stop band
Pass-band ripple
Stop-bandattenuation
Delay time
DE-EMPHASIS FILTER (PCM MODE ONLY)
De-emphasis error
DSD FILTER (FILTER-1)
Pass band
Stop-bandattenuation
DSD FILTER (FILTER-2)
Pass band
Stop-bandattenuation
DSD FILTER (FILTER-3)
Pass band
Stop-bandattenuation
INTERNAL ANALOG FILTER PERFORMANCE
At 20 kHz
Frequency response
At 44 kHz
At 50 kHz
At 100 kHz
POWER SUPPLY REQUIREMENTS
VDD
VCC
IDD
Su ly
Supply current
ICC
Power dissipation
Voltage range
fS = 44.1 kHz
fS = 192 kHz
DSD mode
fS = 44.1 kHz
fS = 192 kHz
fS = 44.1 kHz
fS = 192 kHz
3
4.5
3.3
5.0
28
74
45
36
38
270
430
380
mW
50
mA
3.6
5.5
40
Vdc
–0.02
–0.1
–0.12
–0.5
dB
At –3 dB
At 100 kHz
60
–17
kHz
dB
At –3 dB
At 100 kHz
70
–9.8
kHz
dB
At –3 dB
At 100 kHz
50
–18
kHz
dB
At fS = 32 kHz, 44.1 kHz or 48 kHz
±0.1
dB
0.308 fS
0.832 fS
–58
23/fS
–0.5 dB
–3 dB
0.832 fS
±0.5
0.308 fS
0.432 fS
Hz
Hz
Hz
dB
dB
s
Stop band = 0.546 fS
–60
23/fS
±0.02
dB
–3 dB
0.546 fS
±0.02
0.454 fS
0.487 fS
Hz
Hz
Hz
dB
dB
s
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(1) Pins 50, 51, 34, 33, 37, 38–45, 46–49: PBCK, PLRCK, DSCK, PSCK, DBCK, DSD1–DSD8, PDATA1–PDATA4.
(2) Pins 2, 3, 4, 36: MDI, MS, MC, RST.
(3) Pins 5–8: MDO, ZERO1, ZERO2, ZERO38.
(4) Analog performance specs are measured in the averaging mode using the System Twot audio measurement system by Audio Precisiont.
(5) These specs are measured under the condition that the OVR1, OVR0 in mode registers are set to (0,1). (The oversampling rate of the modulator
is 64 fS.) If the OVR1, OVR0 are (0,0) (32 fS oversampling: default), the specs are the same as at fS = 96 kHz.
4
www.ti.com
DSD1608
SLES040 – JUNE 2002
ELECTRICAL CHARACTERISTICS(continued)
at TA = 25°C, VDD = 3.3 V, VCC = 5 V; in PCM mode, fS = 44.1 kHz, system clock = 256 fS, 24-bit data; in DSD mode, fS = 2.8224 MHz
(= 64
×
44.1 kHz), system clock = 256
×
44.1 kHz, 1-bit data (unless otherwise noted)
PARAMETER
TEMPERATURE RANGE
Operatingtemperature
–25
85
°C
θ
JA
Thermal resistance
52 TQFP
70
°C/W
(1) Pins 50, 51, 34, 33, 37, 38–45, 46–49: PBCK, PLRCK, DSCK, PSCK, DBCK, DSD1–DSD8, PDATA1–PDATA4.
(2) Pins 2, 3, 4, 36: MDI, MS, MC, RST.
(3) Pins 5–8: MDO, ZERO1, ZERO2, ZERO38.
(4) Analog performance specs are measured in the averaging mode using the System Twot audio measurement system by Audio Precisiont.
(5) These specs are measured under the condition that the OVR1, OVR0 in mode registers are set to (0,1). (The oversampling rate of the modulator
is 64 fS.) If the OVR1, OVR0 are (0,0) (32 fS oversampling: default), the specs are the same as at fS = 96 kHz.
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PIN ASSIGNMENTS
PAH PACKAGE
(TOP VIEW)
39
38
37
36
35
34
33
32
31
30
29
28
DSD3
DSD4
DSD5
DSD6
DSD7
DSD8
PDATA1
PDATA2
PDATA3
PDATA4
PBCK
PLRCK
V
DD
1
27
DSD2
DSD1
DBCK
RST
V
DD
2
DSCK
PSCK
DGND2
V
OUT
5
V
OUT
6
V
OUT
7
V
OUT
8
AGND6
40
41
42
43
44
45
46
47
48
49
50
51
52
10
11
12
13
1
2
3
4
5
6
7
8
9
DSD1608
26
25
24
23
22
21
20
19
18
17
16
15
14
V
COM
2
V
CC
7
V
CC
6
AGND5
V
CC
5
AGND4
V
CC
4
AGND3
V
CC
3
AGND2
V
CC
2
V
CC
1
V
COM
1
Audio Precision and System Two are trademarks of Audio Precision, Inc.
Other trademarks are the property of their respective owners.
5
DGND1
MDI
MS
MC
MDO
ZERO1
ZERO2
ZERO38
V
OUT
4
V
OUT
3
V
OUT
2
V
OUT
1
AGND1
京公网安备 11010802033920号
EEWORLD
