EEWORLDEEWORLDEEWORLD

Part Number

Search

S2010CPG2803F30-W

Description
Fixed Resistor, Metal Glaze/thick Film, 1W, 280000ohm, 150V, 1% +/-Tol, -300,300ppm/Cel, 2009,
CategoryPassive components    The resistor   
File Size128KB,1 Pages
ManufacturerState of the Art Inc.
Environmental Compliance
Download Datasheet Parametric View All

S2010CPG2803F30-W Overview

Fixed Resistor, Metal Glaze/thick Film, 1W, 280000ohm, 150V, 1% +/-Tol, -300,300ppm/Cel, 2009,

S2010CPG2803F30-W Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid930063018
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.9
structureChip
JESD-609 codee4
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Package height0.71 mm
Package length5.13 mm
Package formSMT
Package width2.38 mm
method of packingWaffle Pack
Rated power dissipation(P)1 W
resistance280000 Ω
Resistor typeFIXED RESISTOR
series2010(STD)-THICKFILM
size code2009
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient300 ppm/°C
Terminal surfaceGold (Au)
Tolerance1%
Operating Voltage150 V

S2010CPG2803F30-W Preview

2010 Thick Film Chip Resistor
Standard Grade, Wraparound
PERFORMANCE CHARACTERISTICS
Resistance Range
Tolerances (1)
TCR
Thermal Resistance
Maximum Power
Maximum Voltage
(1)+/- 0.5% limited availability
1
W-40
M
W
0.5%,1%, 2%, 5%,10%
±100, ±200, ±300 ppm
48.4°C/W
1000 mW
150 Volts
GLASS
PASSIVATION
RESISTOR
FILM
96% ALUMINA CHIP
WRAPAROUND
TERMINATIONS
CURRENT NOISE
TEMPERATURE RISE (°C)
POWER DISSIPATION
fiber epoxy board
ceramic board
ENVIRONMENTAL PERFORMANCE (2)
Thermal Shock
Low Temperature Operation
Short-time Overload
Resistance to Bonding Exposure
Moisture Resistance
High Temperature Exposure
Life Test
±0.03%
±0.03%
±0.03%
±0.03%
±0.05%
±0.05%
See Chart
POWER DISSIPATION (WATTS)
LIFE TEST
POWER DERATING
(2)Typical resistance change, test methods and criteria
per MIL-PRF-55342.
PART NUMBERING
S 2010 C P X 150 J 20 - TR
PACKAGING CODE: - TR = Tape/Reel - W = Waffle Carrier (Default packaging is Bulk)
TEMPERATURE CHARACTERISTIC: 10: ±100 ppm 20: ±200 ppm 30: ±300 ppm
TOLERANCE: F: 1% G: 2% J: 5% K: 10% M: 20%
RESISTANCE VALUE:
Four digits are used for tolerances of 1% or lower, three digits are used above 1%. Leading digits are significant while the last digit
specifies the number of zeros to add. The letter "R" is used to represent the decimal for fractional ohmic values. Example: 5R6 is 5.6
ohms.
TERMINATION FINISH: X: Sn60 over Nickel (Solderable) C: Silver bearing (Epoxy bondable-RoHS) G: Gold (Epoxy bondable-RoHS)
Y: Silver over Nickel (Solderable -RoHS) Z: Gold over Nickel (Solderable-RoHS)
PRODUCT DESIGNATION: P: Thick film on alumina U: Untrimmed alumina (10% & 20% tolerance only)
TERMINATION TYPE: C: Wraparound termination
SIZE CODE
GRADE: S: Standard Production H: High Reliability (For Screening options, contact the factory)
MECHANICAL
INCHES
MILLIMETERS
.252
MINIMUM
RECOMMENDED
MOUNTING
PADS
(INCHES)
Length
Width
Thickness
Top Term
Bottom Term
Gap
Approx. Weight
.202 (.200 - .210)
.094 (.093 - .100)
.028 (.023 - .033)
.020 (.015 - .025)
.019 (.015 - .025)
.164 (.160 - .168)
.0323 grams
5.13
2.38
0.71
0.51
0.48
4.17
(5.08 - 5.33)
(2.36 - 2.54)
(0.58 - 0.84)
(0.38 - 0.64)
(0.38 - 0.64)
(4.06 - 4.27)
.100
.154
.049
“Specifications subject to change without notice.”
STATE OF THE ART, INC.
2470 Fox Hill Road, State College, PA 16803-1797
Phone (814) 355-8004
www.resistor.com
Fax (814) 355-2714
Toll Free 1-800-458-3401
02/08/08
[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity
[Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...
EEWORLD社区 GD32 MCU
altera opencl sdk license
I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...
moningWYL FPGA/CPLD
Issues about clock constraints in synchronously designed FPGA programs
Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...
eeleader FPGA/CPLD
FPGA Encryption Solution
FPGA encryption solution QQ: 344383284...
阿里波特 Industrial Control Electronics
FPGA Design Summary - Review!
1) The timing of the interface between FPGA and other circuits should be handled well, and the line delay before the signal enters the FPGA should be taken into account. The phase relationship between...
eeleader FPGA/CPLD
Personal sensor trends
I think the future trends of sensors are: (1) networking (2) artificial intelligence and expert systemization (3) self-generation. I hope everyone will give their opinions....
besk Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 917  2483  835  284  1156  19  50  17  6  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号