EEWORLDEEWORLDEEWORLD

Part Number

Search

Si5315-EVB

Description
clock & timer development tools si5315 eval board
CategoryDevelopment board/suite/development tools   
File Size2MB,54 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric Compare View All

Si5315-EVB Online Shopping

Suppliers Part Number Price MOQ In stock  
Si5315-EVB - - View Buy Now

Si5315-EVB Overview

clock & timer development tools si5315 eval board

Si5315-EVB Parametric

Parameter NameAttribute value
ManufactureSilicon Laboratories
Product CategoryClock & Timer Development Tools
RoHSYes
Unit Weigh50 mg
Si5315
S
Y N C H R O N O U S
E
T H E R N E T
/ T
E LE C O M
J
I T T E R
A
T T E N U A T I N G
C
L O C K
M
U L T I PL I E R
Features
Provides jitter attenuation and frequency
translation between SONET/PDH and
Ethernet
Supports ITU-T G.8262 Synchronous
Ethernet equipment slave clock (EEC
option 1 and 2) requirements with
optional Stratum 3 compliant timing card
clock source
Two clock inputs/two clock outputs
Input frequency range: 8 kHz–644 MHz
Output frequency range: 8 kHz–644 MHz
Ultra low jitter:
0.23 ps RMS (1.875–20 MHz)
0.47 ps RMS (12 kHz–20 MHz)
Simple pin control interface
Selectable loop bandwidth for jitter
attenuation: 60 to 8.4 kHz
Automatic/Manual hitless switching
and holdover during loss of inputs
clock
Programmable output clock signal
format: LVPECL, LVDS, CML or
CMOS
40 MHz crystal or XO reference
Single supply: 1.8, 2.5, or 3.3 V
On-chip voltage regulator with high
PSRR
Loss of lock and loss of signal alarms
Small size: 6 x 6 mm, 36-QFN
Wide temperature range: –40 to
+85 ºC
Ordering Information:
See page 48.
Applications
CKOUT1–
CKIN1–
CKOUT2+
CKOUT2–
Description
The Si5315 is a jitter-attenuating clock multiplier for Gb and 10G Synchronous
Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 supports SyncE
EEC options 1 and 2 when paired with a timing card that implements the required
wander filter. The Si5315 accepts dual clock inputs ranging from 8 kHz to 644.53 MHz
and generates two equal frequency-multiplied clock outputs ranging from 8 kHz to
644.53 MHz. The input clock frequency and clock multiplication ratio are selectable
from a table of popular SyncE and T1/E1 rates. The Si5315 is based on Silicon
Laboratories' third-generation DSPLL
®
technology, which provides any-frequency
synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the
need for external VCXO and loop filter components. The DSPLL loop bandwidth is
user programmable, providing jitter performance optimization at the application level.
RST 1
FRQTBL 2
LOS1 3
LOS2 4
VDD 5
XA 6
XB
7
36 35 34 33 32 31 30 29 28
27 FRQSEL3
26 FRQSEL2
25 FRQSEL1
NC
GND
CKOUT1+
24 FRQSEL0
23 BWSEL1
22 BWSEL0
21 CS_CA
20 GND
19 GND
LOL
SFOUT0
GND
Pad
GND 8
AUTOSEL 9
10 11 12 13 14 15 16 17 18
CKIN2+
XTAL/CLOCK
DBL2_BY
CKIN1+
CKIN2–
GND
VDD
Functional Block Diagram
XTAL/Clock
Si5315
Clock In 1
DSPLL
Clock In 2
®
Clock Out 1
Output Signal Format[1:0]
Clock Out 2
Loss of Lock
Loss of Signal 1
Loss of Signal 2
Clock 2 Disable/PLL Bypass
Status/Control
VDD (1.8, 2.5, or 3.3 V)
GND
Frequency Select[3:0]
Frequency Table Select
Loop Bandwidth Select[1:0]
Manual/Auto Clock Selection
Clock Switch/Clock Active Indicator
XTAL/Clock
Rev. 1.0 4/12
Copyright © 2012 by Silicon Laboratories
SFOUT1
Synchronous Ethernet line cards
SONET OC-3/12/48 line cards
PON OLT/ONU
Carrier Ethernet switches routers
MSAN / DSLAM
T1/E1/DS3/E3 line cards
Pin Assignments
VDD
Si5315

Si5315-EVB Related Products

Si5315-EVB SI5315A-C-GMR Si5315A-C-GM Si5315B-C-GM
Description clock & timer development tools si5315 eval board clock generators & support products pin-ctrl synce clk xplier/jitt attn 2/2 clock generators & support products pin-prgrmmbl synce clck mlt/jttr attntr clock generators & support products pin-prgrmmbl synce clck mlt/jttr attntr
Is it Rohs certified? - conform to conform to conform to
Maker - Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc
Parts packaging code - QFN QFN QFN
package instruction - HVQCCN, HVQCCN, HVQCCN,
Contacts - 36 36 36
Reach Compliance Code - compli compli compli
app - SONET;SDH SONET;SDH SONET;SDH
JESD-30 code - S-XQCC-N36 S-XQCC-N36 S-XQCC-N36
length - 6 mm 6 mm 6 mm
Number of functions - 1 1 1
Number of terminals - 36 36 36
Maximum operating temperature - 85 °C 85 °C 85 °C
Minimum operating temperature - -40 °C -40 °C -40 °C
Package body material - UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code - HVQCCN HVQCCN HVQCCN
Package shape - SQUARE SQUARE SQUARE
Package form - CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED 260
Certification status - Not Qualified Not Qualified Not Qualified
Maximum seat height - 0.9 mm 0.9 mm 0.9 mm
Nominal supply voltage - 1.8 V 1.8 V 1.8 V
surface mount - YES YES YES
Telecom integrated circuit types - ATM/SONET/SDH SWITCHING CIRCUIT ATM/SONET/SDH SWITCHING CIRCUIT ATM/SONET/SDH SWITCHING CIRCUIT
Temperature level - INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form - NO LEAD NO LEAD NO LEAD
Terminal pitch - 0.5 mm 0.5 mm 0.5 mm
Terminal location - QUAD QUAD QUAD
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED 30
width - 6 mm 6 mm 6 mm
Help, urgent
I installed CCS yesterday. When I restarted my computer today, all the desktop icons were gone. Only CCS and the Recycle Bin were left. All the files on the desktop were gone. I found the icon and cre...
俺会一直在 MCU
[National Technology N32 MCU Development Package] --N32L43x Series
[i=s]This post was last edited by milafan on 2022-5-10 22:37[/i]Tips: Go to the official website of National Technology - Developer Community - Download, and you can download the latest version contin...
milafan Domestic Chip Exchange
Power Amplifier
[size=5]1. Characteristics of power amplifiers[/size] [size=5] [/size] [size=5]A power amplifier circuit is an amplifier circuit that aims to output a large power. It has the following characteristics...
fish001 Analogue and Mixed Signal
How do you open the PCB suffix file drawn by CADSTAR that you downloaded from TI?
Many designs of TI are drawn with CADSTAR. Altium Designer and PADS are more commonly used in China. If there is a file with CSA or CPA suffix, it is OK. You can directly use the import function of th...
z45217 TI Technology Forum
Looking for the iic communication module of the usci module of msp430f2418
I want a 2 series usci module with iic communication, 3q, just let me refer to it, I will modify it myself, haha. Thanks for giving me one...
flywith Microcontroller MCU
Why does the Proteus LED digital tube simulation produce garbled characters? ?
I have something to ask you guys. My Proteus 7.1 simulation prompts an error message that it is not genuine. And the 6.0 version always shows garbled characters when using LED digital tubes? These two...
HYF38256585 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1126  1397  1871  2738  614  23  29  38  56  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号