EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM92-6351EO-50.000

Description
HCMOS/TTL Output Clock Oscillator, 50MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size97KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance  
Download Datasheet Parametric View All

ISM92-6351EO-50.000 Overview

HCMOS/TTL Output Clock Oscillator, 50MHz Nom, SMD, 4 PIN

ISM92-6351EO-50.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1313031175
Reach Compliance Codecompliant
Other featuresTR, 7/10 INCH
Frequency Adjustment - MechanicalNO
frequency stability10%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS/TTL
Output load5 LS TTL, 15 pF
physical size5.0mm x 3.2mm x 1.6mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
3.2 mm x 5 mm Ceramic Package SMD Oscillator, TTL / HC-MOS
ISM92 Series
Product Features:
Low Jitter, Non-PLL Based Output
CMOS/TTL Compatible Logic Levels
Compatible with Leadfree Processing
Applications:
Fibre Channel
Server & Storage
Sonet /SDH
802.11 / Wifi
T1/E1, T3/E3
System Clock
3.2
5.0
4
3
Frequency
Output Level
HC-MOS
TTL
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable
Time
Supply Voltage
Current
Operating
Storage
Jitter:
RMS(1sigma)
1 MHz-75 MHz
76 MHz-80 MHz
Max Integrated
1 MHz-75 MHz
76 MHz-80 MHz
Max Total Jitter
1 MHz-75 MHz
76 MHz-80 MHz
1.5 MHz to 125.000 MHz
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
Specify 50% ±10% or ±5% See Table in Part Number Guide
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part
Number Guide
See Frequency Stability Table (Includes room temperature tolerance and
stability over operating temperature)
10 mS Max.
100 nS Max. N.C. or
70% Vdd = Enable.
30% Vdd = Disable.
See Input Voltage Table, tolerance ±5 %
40 mA Max. ***
See Operating Temperature Table in Part Number Guide
-55
C to +125
C
1
2
1.6 mm .
2.5
1.2
1.2
Recommended Pad Layout
2.9
1.35
2.5
1.6
Pin
1
2
3
4
Connection
Enable
GND
Output
Vcc
5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
1.5 pS RMS (1 sigma -12KHz to 20MHz)
1 pS RMS (1 sigma -12KHz to 20MHz)
50 pS p-p (100K adjacent periods)
30 pS p-p (100K adjacent periods)
Dimension Units: mm
Part Number Guide
Package
Input
Voltage
5 = 5.0 V
3 = 3.3 V
ISM92 -
7 = 3.0 V
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0 C to +70 C
6 = -10 C to +70 C
3 = -20 C to +70 C
4 = -30 C to +75 C
2 = -40 C to +85 C
ISM92 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
6 = 30 pF
5 = 50 pF HC-MOS (<40 MHz)
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
Stability
(in ppm)
**E =
10
**D =
15
**F =
20
**A =
25
B =
50
C =
100
Enable /
Disable
H = Enable
O = N/C
Frequency
- 20.000 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.
* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.
ILSI
America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
03/11_B
Specifications subject to change without notice
Page 1
Can the internal flash of 2812 be used for data storage so that some data can be retained after power failure?
Can the internal flash of 2812 be used for data storage to keep some data after power failure?In this way, there is no need to include external non-volatile memory.Please advise, thank you...
huifei Microcontroller MCU
[Project source code] Related operations when using DS-5 to control FPGA-side logic in FPGA-based SoC
This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...
小梅哥 FPGA/CPLD
How to download .zip files to Flash using Nios II eclipse Flash Programmer
[p=207, null, left]How to use Nios II eclipse Flash Programmer to download .zip files to Flash...
冷依 FPGA/CPLD
Why is there no sound during the DIM3517 DIY activity?
Why didn't anyone come out to greet us?...
wangqy ARM Technology
STM32F429 RAM confusion
[table=98%,rgb(239, 245, 249)] [tr][td]Recently I read the manual of STM32F429 and learned that the RAM is 256K, of which 64K is CCRAM and the other three blocks are continuous address RAM, the sizes ...
wjroy11 stm32/stm8
What is the role of the power amplifier?
[size=4][color=#252525]If you want to hear the most shocking sound quality of a good movie, an amplifier is indispensable. We all know this, but I believe that many friends do not know much about why ...
Jacktang Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 685  2244  1586  434  415  14  46  32  9  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号