Datasheet
Serial EEPROM Series Standard EEPROM
I
2
C BUS EEPROM (2-Wire)
BR24T16-W
General Description
BR24T16-W is a serial EEPROM of I
2
C BUS Interface Method
Features
Completely conforming to the world standard I
2
C
BUS.
All controls available by 2 ports of serial clock
(SCL) and serial data (SDA)
Other devices than EEPROM can be connected to
the same port, saving microcontroller port
1.6V to 5.5V Single Power Source Operation most
suitable for battery use
1.6V to 5.5V wide limit of operating voltage, possible
FAST MODE 400KHz operation
Page Write Mode useful for initial value write at
factory shipment
Self-timed Programming Cycle
Low Current Consumption
Prevention of Write Mistake
Write (Write Protect) Function added
Prevention of Write Mistake at Low Voltage
More than 1 million write cycles
More than 40 years data retention
Noise filter built in SCL / SDA terminal
Initial delivery state FFh
Packages
W(Typ) x D(Typ) x H(Max)
DIP-T8
9.30mm x 6.50mm x 7.10mm
TSSOP-B8
3.00mm x 6.40mm x 1.20mm
SOP8
5.00mm x 6.20mm x 1.71mm
TSSOP-B8J
3.00mm x 4.90mm x 1.10mm
SOP-J8
4.90mm x 6.00mm x 1.65mm
MSOP8
2.90mm x 4.00mm x 0.90mm
SOP-J8A
4.90mm x 6.00mm x 1.75mm
VSON008X2030
2.00mm x 3.00mm x 0.60mm
SSOP-B8
3.00mm x 6.40mm x 1.35mm
BR24T16-W
Capacity
Bit Format
Type
BR24T16-W
BR24T16F-W
BR24T16FJ-W
BR24T16FJ-WSGN
16Kbit
2K×8
BR24T16FV-W
BR24T16FVT-W
BR24T16FVJ-W
BR24T16FVM-W
BR24T16NUX-W
○Product
structure：Silicon monolithic integrated circuit
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½14½001
Figure 1.
Power Source
Voltage
Package
DIP-T8
SOP8
SOP-J8
SOP-J8A
1.6V to 5.5V
SSOP-B8
TSSOP-B8
TSSOP-B8J
MSOP8
VSON008X2030
○This
product has no designed protection against radioactive rays
1/35
TSZ02201-0R2R0G100110-1-2
30.Aug.2017 Rev.006
BR24T16-W
Absolute Maximum Ratings
(Ta=25ºC)
Parameter
Supply Voltage
Symbol
V
CC
Rating
-0.3 to +6.5
450 (SOP8)
450 (SOP-J8)
450 (SOP-J8A)
300 (SSOP-B8)
Power Dissipation
Pd
330 (TSSOP-B8)
310 (TSSOP-B8J)
310 (MSOP8)
300 (VSON008X2030)
800 (DIP-T8)
Storage Temperature
Operating Temperature
Input Voltage /
Output Voltage
Junction
Temperature
Electrostatic discharge
voltage
(human body model)
Tstg
Topr
‐
Tjmax
V
ESD
-65 to +150
-40 to +85
-0.3 to Vcc+1.0
150
-4000 to +4000
°C
°C
V
°C
V
mW
Unit
V
Remark
Datasheet
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 4.5mW/°C when operating above Ta=25°C
Derate by 3.0mW/°C when operating above Ta=25°C
Derate by 3.3mW/°C when operating above Ta=25°C
Derate by 3.1mW/°C when operating above Ta=25°C
Derate by 3.1mW/°C when operating above Ta=25°C
Derate by 3.0mW/°C when operating above Ta=25°C
Derate by 8.0mW/°C when operating above Ta=25°C
The Max value of input voltage / output voltage is not over 6.5V.
When the pulse width is 50ns or less, the Min value of input voltage
/ output voltage is not lower than -1.0V.
Junction temperature at the storage condition
Memory Cell Characteristics
(Ta=25ºC, Vcc=1.6V to 5.5V)
Parameter
Write Cycles
(1)
Data Retention
(1)
(1) Not 100% TESTED
Limit
Min
Typ
1,000,000
-
40
-
Max
-
-
Unit
Times
Years
Recommended Operating Ratings
Parameter
Power Source Voltage
Input Voltage
Symbol
Vcc
V
IN
Rating
1.6 to 5.5
0 to Vcc
Unit
V
DC Characteristics
(Unless otherwise specified, Ta=-40ºC to +85ºC, Vcc=1.6V to 5.5V)
Parameter
Input High Voltage1
Input Low Voltage1
Input High Voltage2
Input Low Voltage2
Output Low Voltage1
Output Low Voltage2
Input Leakage Current
Output Leakage Current
Supply Current (Write)
Supply Current (Read)
Standby Current
Symbol
V
IH1
V
IL1
V
IH2
V
IL2
V
OL1
V
OL2
I
LI
I
LO
I
CC1
I
CC2
I
SB
Limit
Min
0.7Vcc
-0.3
(2)
0.8Vcc
-0.3
(2)
-
-
-1
-1
-
-
-
Typ
-
-
-
-
-
-
-
-
-
-
-
Max
Vcc+1.0
+0.3Vcc
Vcc+1.0
+0.2Vcc
0.4
0.2
1
1
2.0
0.5
2.0
Unit
V
V
V
V
V
V
µA
µA
mA
mA
µA
Conditions
1.7V≦Vcc≦5.5V
1.7V≦Vcc≦5.5V
1.6V≦Vcc＜1.7V
1.6V≦Vcc＜1.7V
I
OL
=3.0mA, 2.5V≦Vcc≦5.5V (SDA)
I
OL
=0.7mA, 1.6V≦Vcc＜2.5V (SDA)
V
IN
=0 to Vcc
V
OUT
=0 to Vcc (SDA)
Vcc=5.5V, f
SCL
=400kHz, t
WR
=5ms,
Byte write, Page write
Vcc=5.5V, f
SCL
=400kHz
Random read, current read, sequential read
Vcc=5.5V, SDA・SCL=Vcc
A0,A1,A2=GND,WP=GND
(2) When the pulse width is 50ns or less, it is -1.0V.
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
2/35
TSZ02201-0R2R0G100110-1-2
30.Aug.2017 Rev.006
BR24T16-W
AC Characteristics
(Unless otherwise specified, Ta=-40ºC to +85ºC, Vcc=1.6V to 5.5V)
Parameter
Clock Frequency
Data Clock High Period
Data Clock Low Period
SDA,SCL(INPUT) Rise Time
(1)
SDA,SCL (INPUT)Fall Time
(1)
SDA(OUTPUT)Fall Time
(1)
Start Condition Hold Time
Start Condition Setup Time
Input Data Hold Time
Input Data Setup Time
Output Data Delay Time
Output Data Hold Time
Stop Condition Setup Time
Bus Free Time
Write Cycle Time
Noise Spike Width (SDA and SCL)
WP Hold Time
WP Setup Time
WP High Period
(1) Not 100% TESTED.
Condition Input Data Level:V
IL
=0.2×Vcc V
IH
=0.8×Vcc
Input Data Timing Reference Level: 0.3×Vcc/0.7×Vcc
Output Data Timing Reference Level: 0.3×Vcc/0.7×Vcc
Rise/Fall Time :
≦20ns
Datasheet
Symbol
f
SCL
t
HIGH
t
LOW
t
R
t
F1
t
F2
t
HD:STA
t
SU:STA
t
HD:DAT
t
SU:DAT
t
PD
t
DH
t
SU:STO
t
BUF
t
WR
t
I
t
HD:WP
t
SU:WP
t
HIGH:WP
Limit
Min
-
0.6
1.2
-
-
-
0.6
0.6
0
100
0.1
0.1
0.6
1.2
-
-
1.0
0.1
1.0
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
400
-
-
1.0
1.0
0.3
-
-
-
-
0.9
-
-
-
5
0.1
-
-
-
Unit
kHz
µs
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
µs
µs
ms
µs
µs
µs
µs
Serial Input / Output Timing
tR
SCL
70%
30%
70% 70%
30%
tF1
tHIGH
70%
70%
30%
70%
30%
tHD:STA
70%
70%
30%
70%
tLOW
tSU:DAT
tHD:DAT
DATA(1)
DATA(n)
ACK
ACK
70%
D1
70%
30%
D0
tWR
30%
30%
SDA
(入力)
(INPUT)
SDA
(出力)
(OUTPUT)
SDA
○
(output)
tBUF
tPD
70%
30%
70%
tDH
70%
30%
70%
30%
30%
Input read at the rise edge of SCL
○
Data output in sync with the fall of SCL
30%
tF2
tSU:WP
tSU:WP
tHD:WP
tHD:WP
STOP CONDITION
STOP CONDITION
Figure 2-(a). Serial Input / Output Timing
Figure 2-(d). WP Timing at Write Execution
70%
70%
70%
DATA(1)
DATA(1)
D1
D1
D0
D0
ACK
ACK
DATA(n)
DATA(n)
ACK
ACK
tHIGH:WP
tHIGH:WP
70%
70%
tSU:STA
70%
30%
tHD:STA
tSU:STO
tWR
tWR
70%
70%
30%
70%
Fig1-(4) Write
70%
cycle timing
START CONDITION
30%
30%
STOP CONDITION
Fig1-(5) WP timing at write execution
Fig1-(6) WP timing at write cancel
Figure
START CONDITION
2-(b). Start-Stop Bit Timing
CONDITION
STOP
Figure 2-(e). WP Timing at Write Cancel
D0
write data
(n-th address)
ACK
70%
70%
tWR
STOP CONDITION
START CONDITION
Figure 2-(c). Write Cycle Timing
Fig1-(5) WP timing at write execution
Fig1-(6) WP timing at write cancel
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
3/35
TSZ02201-0R2R0G100110-1-2
30.Aug.2017 Rev.006
BR24T16-W
Block Diagram
A0
1
16Kbit EEPROM Array
16Kbit EEPROM array
8bit
Address
Decoder
Word
Address Register
Data
Register
Datasheet
8
VCC
A1
2
11bit
7
WP
START
STOP
A2 3
Control Circuit
ACK
6
SCL
GND 4
High Voltage
Generating Circuit
Power Source
Voltage Detection
5
SDA
Figure 3. Block Diagram
Pin Configuration
(TOP VIEW)
A0
1
2
BR24T16-W
A2
3
6
5
SCL
SDA
8
VCC
A1
7
WP
GND
4
Pin Descriptions
Terminal
Name
A0
A1
A2
GND
SDA
SCL
WP
VCC
Input/
Output
-
-
-
-
Input/
Output
Input
Input
-
Don’t use
(1)
Don’t use
(1)
Don’t use
(1)
Reference voltage of all input / output, 0V
Serial data input serial data output
Serial clock input
Write protect terminal
Connect the power source.
Descriptions
(1) Pins not used as device address may be set to any of ‘H’, 'L', and 'Hi-Z'.
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
4/35
TSZ02201-0R2R0G100110-1-2
30.Aug.2017 Rev.006
BR24T16-W
Typical Performance Curves
Datasheet
6
Ta=-40℃
Ta= 25℃
Ta= 85℃
6
Ta=-40℃
Ta= 25℃
Ta= 85℃
5
5
Input Low Voltage: V
IL1
(V)
Input High Voltage: V
IH1
(V)
4
4
1PIN MARK
3
SPEC
2
3
2
1
1
SPEC
0
0
1
2
3
4
5
6
Supply Voltage: Vcc(V)
0
0
1
2
3
4
5
6
Supply Voltage Vcc(V)
Figure 5. Input Low Voltage1,2 vs Supply Voltage
(SCL, SDA, WP)
Figure 4. Input High Voltage1,2 vs Supply Voltage
(SCL, SDA, WP)
1
Ta=-40℃
Ta= 25℃
Ta= 85℃
1
Ta=-40℃
Ta= 25℃
Ta= 85℃
Output Low Voltage1: V
OL1
(V)
Output Low Voltage2: V
OL2
(V)
0.8
0.8
0.6
SPEC
0.4
0.6
0.4
SPEC
0.2
0.2
0
0
1
2
3
4
5
6
0
0
1
2
3
4
5
6
Output Low Current: I
OL
(mA)
Output Low Current: I
OL
(mA)
Figure 6. Output Low Voltage1 vs Output Low Current
(Vcc=2.5V)
Figure 7. Output Low Voltage2 vs Output Low Current
(Vcc=1.6V)
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111½15½001
5/35
TSZ02201-0R2R0G100110-1-2
30.Aug.2017 Rev.006
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
