SIT5156AECFK533EH-60.000000X datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SIT5156AECFK533EH-60.000000X

SIT5156AECFK533EH-60.000000X: DescriptionClipped Sine Output Oscillator, 60MHz Nom, CQFN, 10 PIN; CategoryPassive components oscillator; File Size1MB，38 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT5156AECFK533EH-60.000000X Overview

Clipped Sine Output Oscillator, 60MHz Nom, CQFN, 10 PIN

SIT5156AECFK533EH-60.000000X Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145156757005
package instruction	LCC10,.12X.2,53/47/43
Reach Compliance Code	unknown
Other features	ENABLE/DISABLE FUNCTION
Ageing	1 PPM/FIRST YEAR
Frequency Adjustment - Mechanical	NO
frequency stability	0.5%
Installation features	SURFACE MOUNT
Number of terminals	10
Nominal operating frequency	60 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
Package body material	CERAMIC
Encapsulate equivalent code	LCC10,.12X.2,53/47/43
physical size	5.15mm x 3.35mm x 1.06mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES

Preview

Download Datasheet

View All

SiT5156

Description

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Elite Platform™ Super-TCXO

Features



TCXO that is engineered for best dynamic performance. It

is ideal for high reliability telecom, wireless and networking,

industrial, precision GNSS and audio/video applications.

Leveraging SiTime’s unique DualMEMS™ temperature

sensing and TurboCompensation™ technologies, the

SiT5156 delivers the best dynamic performance for timing

stability in the presence of environmental stressors such as

air flow, temperature perturbation, vibration, shock, and

electromagnetic interference. This device also integrates

multiple on-chip regulators to filter power supply noise,

eliminating the need for a dedicated external LDO.

The SiT5156 offers three device configurations that can be

ordered using

Ordering Codes

for:

1) TCXO with non-pullable output frequency,

2) VCTCXO allowing voltage control of output

frequency, and

3) DCTCXO, enabling digital control of output frequency

using an I C interface, pullable to 5 ppt (parts per

trillion) resolution.

The SiT5156 can be factory programmed for any

combination of frequency, stability, voltage, and pull range.

Programmability enables designers to optimize clock

configurations while eliminating long lead times and

customization costs associated with quartz devices where

each frequency is custom built.

Refer to

Manufacturing Guideline

for proper reflow profile

and PCB cleaning recommendations to ensure best

performance.

The

SiT5156

is a ±0.5 ppm to ±2.5 ppm MEMS Super-



Any frequency from 1 MHz to 60 MHz in 1 Hz steps

Factory programmable options for short lead times

Best dynamic stability under airflow, thermal shock



±0.5 ppm stability across temperature



±15 ppb/

C typical

frequency slope (ΔF/ΔT)

-40°C to +105°C operating temperature

No activity dips or micro jumps

Resistant to shock, vibration and board bending

On-chip regulators eliminate the need for external LDOs

Digital frequency pulling (DCTCXO) via I C



Digital control of output frequency and pull range



Up to

±3200

ppm pull range



Frequency pull resolution down to 5 ppt

2.5V, 2.8V, 3.0V and 3.3V supply voltage

LVCMOS or clipped sinewave output

RoHS and REACH compliant

Pb-free, Halogen-free, Antimony-free

Applications



Precision GNSS systems

Microwave backhaul

Network routers and switches

Professional audio and video equipment

Storage and servers

Test and measurement

Block Diagram

5.0 mm x 3.2 mm Package Pinout

SDA / NC

OE / VC / NC

SCL / NC

GND

VDD

CLK

A0 / NC

Figure 1. SiT5156 Block Diagram

Figure 2. Pin Assignments (Top view)

(Refer to

Table 13

for Pin Descriptions)

Rev 1.05

March 28, 2020

www.sitime.com

SiT5156

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Elite Platform™ Super-TCXO

TABLE OF CONTENTS

Description ................................................................................................................................................................................... 1

Features....................................................................................................................................................................................... 1

Applications ................................................................................................................................................................................. 1

Block Diagram ............................................................................................................................................................................. 1

5.0 mm x 3.2 mm Package Pinout ............................................................................................................................................... 1

Ordering Information .................................................................................................................................................................... 2

Electrical Characteristics.............................................................................................................................................................. 4

Device Configurations and Pin-outs ............................................................................................................................................. 9

Pin-out Top Views................................................................................................................................................................. 9

Test Circuit Diagrams for LVCMOS and Clipped Sinewave Outputs ......................................................................................... 10

Waveforms................................................................................................................................................................................. 12

Timing Diagrams ........................................................................................................................................................................ 13

Typical Performance Plots ......................................................................................................................................................... 14

Architecture Overview ................................................................................................................................................................ 16

Frequency Stability ............................................................................................................................................................. 16

Output Frequency and Format............................................................................................................................................ 16

Output Frequency Tuning ................................................................................................................................................... 16

Pin 1 Configuration (OE, VC, or NC) .................................................................................................................................. 17

Device Configurations ................................................................................................................................................................ 17

TCXO Configuration ........................................................................................................................................................... 17

VCTCXO Configuration ...................................................................................................................................................... 18

DCTCXO Configuration ...................................................................................................................................................... 19

VCTCXO-Specific Design Considerations ................................................................................................................................. 20

Linearity .............................................................................................................................................................................. 20

Control Voltage Bandwidth ................................................................................................................................................. 20

FV Characteristic Slope K

................................................................................................................................................. 20

Pull Range, Absolute Pull Range ........................................................................................................................................ 21

DCTCXO-Specific Design Considerations ................................................................................................................................. 22

Pull Range and Average Pull Range .................................................................................................................................. 22

Output Frequency ............................................................................................................................................................... 23

I C Control Registers .......................................................................................................................................................... 25

Register Descriptions.......................................................................................................................................................... 25

Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW) ............................................................ 25

Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)......................................... 26

[15]

....................................................................................... 27

Serial Interface Configuration Description .......................................................................................................................... 28

Serial Signal Format ........................................................................................................................................................... 28

Parallel Signal Format ........................................................................................................................................................ 29

Parallel Data Format ........................................................................................................................................................... 29

I C Timing Specification ...................................................................................................................................................... 31

I C Device Address Modes ................................................................................................................................................. 32

Schematic Example ............................................................................................................................................................ 33

Dimensions and Patterns ........................................................................................................................................................... 34

Layout Guidelines ...................................................................................................................................................................... 35

Manufacturing Guidelines .......................................................................................................................................................... 35

Additional Information ................................................................................................................................................................ 36

Revision History ......................................................................................................................................................................... 37

Rev 1.05

Page 3 of 38

www.sitime.com

Recommended Resources

Stator circuit series resistance voltage reduction start automatic control circuit

LED backlight drive circuit diagram

Gas analyzer circuit diagram

JGL-2 type street light automatic controller circuit

Voice recording and playback circuit capable of random segment recording

Long timer that works on mains power

Design of an 8-bit Embedded RISC MCU IP Core Data Path Model: With the development of IC industry, the demand for IP core is getting higher and higher. Microcontroller MCU (Micro Control Unit) is the core of embedded system. 8-bit MCU IP core has high versatilit...; fish001 Microcontroller MCU

uPyCraft ----- MicroPython IDE: [table=98%] [tr][td][img]https://dfrobot.gitbooks.io/upycraft_cn/content/assets/uPyCraft.png[/img] uPyCraft Software Introduction[b][color=#5E7384]This content is originally created by EEWORLD forum n...; 秦皇岛岛主 MicroPython Open Source section

What does JP2 mean on Fujitsu FM3 board?: Today, I looked at the schematic diagram and found that JP2 is written as 5V or 3.3V. I don't understand what it means. Please tell me. Attached are some schematic diagrams and screenshots of the inst...; ddllxxrr DIY/Open Source Hardware

Bubujingxin--Soft-core processor internal design analysis CD: Bu Bu Jing Xin -- Analysis of the Internal Design of Soft-core Processors CD-ROM with Book...; 白丁 FPGA/CPLD

Complete information about power supply: [i=s] This post was last edited by paulhyde on 2014-9-15 09:39 [/i] Here are some power supply information I found recently. If you think it is useful, please take a look....; 蝴蝶好小子 Electronics Design Contest

Has anyone here ever drawn a 4-layer board? During this National Day holiday... I want to practice drawing a 4-layer board.: I don't know what to do during this long vacation. Does anyone have a circuit diagram of a 4-layer board? Please share one with me. Thank you again. :kiss:...; jasminebilin PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components