EEWORLDEEWORLDEEWORLD

Part Number

Search

SMDTD03100T100KQ00

Description
film capacitors .1uf 100 volts 10%
CategoryPassive components   
File Size160KB,7 Pages
ManufacturerWiha Tools Ltd.
Download Datasheet Parametric View All

SMDTD03100T100KQ00 Online Shopping

Suppliers Part Number Price MOQ In stock  
SMDTD03100T100KQ00 - - View Buy Now

SMDTD03100T100KQ00 Overview

film capacitors .1uf 100 volts 10%

SMDTD03100T100KQ00 Parametric

Parameter NameAttribute value
ManufactureWIMA
Product CategoryFilm Capacitors
ProducSMD Film Capacitors
DielectricPolyeste
Capacitance0.1 uF
Voltage Rating AC63 V
Voltage Rating DC100 V
Tolerance10 %
Termination StyleSMD/SMT
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
Package / Case2824
Case Heigh3 mm
Case Length0.28 i
Case Width0.24 i
PackagingReel
Factory Pack Quantity1500
WIMA SMD-PET
Metallized Polyester (PET)
SMD Film Capacitors with Box Encapsulation
D
Special Features
˜
Size codes 1812, 2220, 2824,
4030, 5040 and 6054 with PET
and encapsulated
˜
Operating temperature up to 100° C
˜
Self-healing
˜
According to RoHS 2011/65/EU
Electrical Data
Capacitance range:
0.01
mF
to 6.8
mF
Rated voltages:
63 VDC, 100 VDC, 250 VDC, 400 VDC,
630 VDC, 1000 VDC
Capacitance tolerances:
±20%, ±10% (±5% available subject
to special enquiry)
Operating temperature range:
–55+ C to +100+ C (+125° C available
subject to special enquiry)
Climatic test category:
55/100/21 according to IEC
for size codes 1812 to 2824
55/100/56 according to IEC
for size codes 4030 to 6054
Insulation resistance
at +20+ C:
U
r
U
test
C
0.33
mF
3.75 x 10
3
(mean value: 1 x 10
4
M¸)
1 x 10
4
(mean value: 5 x 10
4
M¸)
63 VDC 50 V
100 VDC 100 V
250 VDC 100 V
Test voltage:
1.6 U
r
, 2 sec.
Voltage derating:
A voltage derating factor of 1.25 % per K
must be applied from +85) C for DC
voltages and from +75) C for AC
voltages
Reliability:
Operational life
300 000 hours
Failure rate
2 fit (0.5 x U
r
and 40+ C)
Typical Applications
For general DC-applications e.g.
˜
By-pass
˜
Blocking
˜
Coupling and decoupling
˜
Timing
Construction
Dielectric:
Polyethylene-terephthalate (PET) film
Capacitor electrodes:
Vacuum-deposited
Internal construction:
0.33
mF
< C
6.8
mF
1250 sec (M¸ x
mF)
(mean value: 3000 sec)
3000 sec (M¸ x
mF)
(mean value: 10 000 sec)
Measuring time: 1 min.
Dissipation factors
at +20) C: tan
d
Plastic film
Vacuum-deposited
electrode
Metal contact layer
(schoopage)
Terminating plate
at f
1 kHz
10 kHz
100 kHz
C
0.1
mF
8 x 10
-3
15 x 10
-3
30 x 10
-3
0.1
mF
< C
1.0
mF
8 x 10
-3
15 x 10
-3
C > 1.0
mF
10 x 10
-3
Maximum pulse rise time:
for pulses equal to the rated voltage
Encapsulation:
Solvent-resistant, flame-retardant plastic
case, UL 94 V-0
Terminations:
Tinned plates.
Marking:
Box colour: Black.
Capacitance
m
F
0.01
0.033
0.1
0.33
1.0
3.3
...
...
...
...
...
...
0.022
0.068
0.22
0.68
2.2
6.8
Pulse rise time V/
m
sec
max. operation/test
100 VDC 250 VDC 400 VDC
35/350
20/200
10/100
6/60
4/40
3/30
40/400
40/400
12/120
9/90
7/70
35/350
21/210
14/140
10/100
63 VDC
30/300
20/200
10/100
8/80
3.5/35
3/30
630 VDC 1000 VDC
40/400
25/250
17/170
50/500
32/320
Dip Solder Test/Processing
Resistance to soldering heat:
Test Tb in accordance with DIN IEC
60068-2-58/DIN EN 60384-19.
Soldering bath temperature max. 260+ C.
Soldering duration max. 5 sec.
Change in capacitance
D
C/C
5 %.
Soldering process:
Re-flow soldering (see temperature/time
graphs page 12).
Packing
Available taped and reeled in 12 mm
blister pack.
Detailed taping information and graphs
at the end of the catalogue.
For further details and graphs please
refer to Technical Information.
02.14
16
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1437  936  642  10  849  29  19  13  1  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号