or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.5
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
Since the launch of TI training's "recommended courses" function, we have received many recommendations for high-value courses from netizens.
For this event, we have selected 32 popular courses, each ...
[i=s]This post was last edited by jinglixixi on 2022-3-3 19:30[/i]I have previously reviewed Pingtou Ge's SC5654 intelligent voice development board, and this time I was able to meet Pingtou Ge's RVB2...
Under pb4.2, I customized it according to the examples in the book. The build could pass before, but later for some reason (I don't know if it was because I installed the source of evc4.0), the build ...
Before we get started, let's start with a little water. We know you may have encountered a problem that will make you panic, but when you suddenly pop up and yell: Master (some people also call you au...
Does anyone have a graduation project on wind force, wind direction and wind speed test system? QQ: 758757891, E-mail: [email]zhongzhou-love2008@163.com[/email], I would like to thank you in advance. ...
I just installed CCS V6, and it seems to be very useful. After creating a project, CCS will automatically generate a main.c file for us and open it directly, as shown in the figure:[img=300,0]https://...
1. Principle 1. Infrared emission protocol The infrared transmission protocol has been written in the previous article , so I will not repeat it here. 2. Timer counting and input capture A timer...[Details]
1. Purpose In actual product release, if the program stored in the MCU Flash is not protected, some illegal companies may read the program in the Flash through an emulator (J-Link, ST-Link, e...[Details]
When Amazon launched its first
cloud computing
service, the outside world was not optimistic about this direction, as it had high investment, low profits and many uncertainties. Let's follo...[Details]
stm32cubeMX graphical configuration content STM32CubeMX is part of the original STMCube initiative from st microelectronics, and STM32Cube includes STM32CubeMX. STM32CubeMX is a graphical software co...[Details]
Function List and Notes (lower-level driver part) 1. IO port initialization: control IO and communication IO. Control includes power control, reset and low power mode. Communication is the serial po...[Details]
This is my first time writing an STM32 program. I have many questions to ask. I want to convert the data of the SO of MAX6675 into the actual temperature and read it out using the serial port tool. I...[Details]
Serial Port: 一. USART_ITConfig(USART1, USART_IT_TXE, ENABLE): As long as the transmit register is empty, there will always be an interrupt. Therefore, if you are not sending data, turn off the tran...[Details]
Recently, the "Smart Photovoltaic Industry Development Action Plan (2018-2020)" jointly issued by six departments has put this concept on the forefront. Photovoltaic smart solutions will become the ne...[Details]
As many companies listed with
the concept of
touch screen
begin to "transform and upgrade", the official voice of the TP industry is getting smaller and smaller. At the same time, the list o...[Details]
I slightly changed the lyrics of Yu Quan's song "Running", which seems to be
a reflection of the current state of
Huawei Cloud
. At the annual Huawei Analyst Conference held on April 17,
Zh...[Details]
Nowadays, everyone is saying that "technology is people-oriented". The essence of the development of technology is to serve the improvement of the quality of life of human beings. Automated driving...[Details]
This small program is still the use of timer, which is relatively simple. The specific parts are noted in the comments, please refer to the comments. /*********************************************...[Details]
In 2018, the National Development and Reform Commission issued a new photovoltaic subsidy policy. The benchmark on-grid electricity price was significantly reduced, the return on investment decreased,...[Details]
STM32 has two watchdogs: independent watchdog and window watchdog. This article mainly introduces the use of independent watchdog. Independent watchdog (IDWG): driven by an independent 40KHZ low-sp...[Details]
How to convert the pin voltage value into V using the built-in ADC of STM32? V(ADC) = Value(ADC) * V(ref)/4096 (The ADC of STM32 is 12 bits, so the maximum value of the AD word is 4096)
Where V(ADC...[Details]
TI Technology Forum
京公网安备 11010802033920号
EEWORLD
