EEWORLDEEWORLDEEWORLD

Part Number

Search

EQUA35E5H1H-27.120M

Description
CMOS, Temperature Compensated Voltage Controlled Quartz Crystal Clock Oscillators TCVCXO LVCMOS (CMOS) 3.0Vdc 6 Pad 2.5mm x 3.2mm Ceramic Surface Mount (SMD) 27.120MHz ±1.5ppm over -30°C to +60°C
CategoryPassive components    oscillator   
File Size877KB,12 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EQUA35E5H1H-27.120M Overview

CMOS, Temperature Compensated Voltage Controlled Quartz Crystal Clock Oscillators TCVCXO LVCMOS (CMOS) 3.0Vdc 6 Pad 2.5mm x 3.2mm Ceramic Surface Mount (SMD) 27.120MHz ±1.5ppm over -30°C to +60°C

EQUA35E5H1H-27.120M Parametric

Parameter NameAttribute value
Brand NameEcliptek
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid7028738674
Parts packaging codeSMD 2.5mm x 3.2mm
Contacts6
Manufacturer packaging codeSMD 2.5mm x 3.2mm
Reach Compliance Codenot_compliant
Other featuresENABLE/DISABLE FUNCTION; BULK
Ageing1 PPM/YEAR
Maximum control voltage2.5 V
Minimum control voltage0.5 V
maximum descent time3 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate8 ppm
frequency stability1.5%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency27.12 MHz
Maximum operating temperature60 °C
Minimum operating temperature-30 °C
Oscillator typeCMOS
Output load15 pF
physical size3.2mm x 2.5mm x 1.7mm
longest rise time3 ns
Maximum supply voltage3.15 V
Minimum supply voltage2.85 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Ecliptek | EQUA35 Series Oscillator
http://www.ecliptek.com/oscillators/EQUA35/
Log On
|
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EQUA35 Series Oscillator
Temperature Compensated Voltage Controlled Quartz Crystal Clock Oscillators TCVCXO LVCMOS (CMOS) 3.0Vdc 6 Pad 2.5mm
x 3.2mm Ceramic Surface Mount (SMD)
Revision A 09/09/2015
Electrical Specifications
Nominal Frequency
10.000MHz to 200.000MHz
Some frequencies within this range may not be available.
Frequency Stability
Inclusive of Operating Temperature Range, at V
V =1.5V
C
DC
DD
=3.0V
DC
, at
±5.0ppm
±3.0ppm
±2.5ppm
±2.0ppm
±1.5ppm
±1.0ppm
Frequency Stability vs. Frequency
Tolerance
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
=3.0V
, at V =1.5V
C
At 25°C ±2°C, at V
DD
DC
DC
±0.1V
DC
, Pre-Reflow
±2.0ppm Maximum
±1.5ppm Maximum
±1.0ppm Maximum
±0.2ppm Maximum (±5%)
±0.2ppm Maximum (±2pF)
±1.0ppm Maximum (at 25°C, 24 hours after reflow, 1 time)
±1ppm/Year Maximum (at 25°C)
0°C to +50°C
-10°C to +60°C
0°C to +70°C
-20°C to +70°C
-30°C to +60°C
-30°C to +75°C
-30°C to +85°C
-40°C to +85°C
3.0V
±5%
Frequency Stability vs. Input Voltage
Frequency Stability vs. Load
Frequency Stability vs. Reflow
Frequency Stability vs. Aging
Operating Temperature Range
Supply Voltage
DC
Input Current
Unloaded
20mA Maximum over Nominal Frequency of 10MHz to 50MHz
25mA Maximum over Nominal Frequency of 50.000001MHz to 100MHz
30mA Maximum over Nominal Frequency of 100.000001MHz to
200MHz
IOH = -4mA
90% of V
Minimum
DD
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
IOL = +4mA
10% of V
Maximum
DD
Rise/Fall Time
Measured at 10% to 90% of Waveform
3nSec Maximum
1 of 12
22-Dec-2015 11:35 AM
msp430f149 Timer A as PWM frequency problem
Could you please tell me, when a certain timer of MSP430F149, such as timer A, is used as PWM output, it can output PWM waves of different frequencies?For example: Can P1.1, P1.2, and P1.3 output PWM ...
ajungle Microcontroller MCU
The essence of linear regulated power supply
Power supplies are divided into two categories: 1. AC stabilized power supply: A power supply that can provide a stable voltage and frequency is called an AC stabilized power supply. At present, most ...
zhuxl Power technology
[NUCLEO-L552ZE Review] +Serial port printing is finally successful!
I posted a thread before asking for help with serial port printing. Because I have been using MDK+standard library, and recently I just learned the CUBE+HAL library, so I just took this board to pract...
eew_RZBDDH stm32/stm8
FPGA clean code is a core skill for programmers
[align=left]Before we officially start, let's take a look at the daily work of an FPGA engineer: Start designing code. Start writing the first always code. Found that a signal needs to be added, so wr...
guyu_1 FPGA/CPLD
Fourth-order IIR digital filter based on FPGA
Abstract: A fourth-order IIR digital filter is implemented using FPGA. Two second-order sections are cascaded to form a digital elliptic low-pass filter. The ripple in the passband is less than 0.1dB,...
程序天使 FPGA/CPLD
Download some professional terms, see if they are useful
Please download and share if it is useful....
kechenwei Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1768  2868  1588  337  2432  36  58  32  7  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号