EEWORLDEEWORLDEEWORLD

Part Number

Search

72261LA15PF

Description
fifo 16kx9 super sync fifo
Categorysemiconductor    Other integrated circuit (IC)   
File Size201KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72261LA15PF Online Shopping

Suppliers Part Number Price MOQ In stock  
72261LA15PF - - View Buy Now

72261LA15PF Overview

fifo 16kx9 super sync fifo

72261LA15PF Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryFIFO
RoHSN
Supply Voltage - Max5.5 V
Supply Voltage - Mi4.5 V
Package / CaseTQFP-64
PackagingTube
Factory Pack Quantity90
CMOS SuperSync FIFO
16,384 x 9
32,768 x 9
FEATURES:
IDT72261LA
IDT72271LA
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Choose among the following memory organizations:
IDT72261LA 16,384 x 9
IDT72271LA 32,768 x 9
Pin-compatible with the IDT72281/72291 SuperSync FIFOs
10ns read/write cycle time (8ns access time)
Fixed, low first word data latency time
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Retransmit operation with fixed, low first word data latency time
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag
can default to one of two preselected offsets
Program partial flags by either serial or parallel means
Select IDT Standard timing (using EF and FF flags) or First
Word Fall Through timing (using OR and IR flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
Independent Read and Write clocks (permit reading and writing
simultaneously)
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-
pin Slim Thin Quad Flat Pack (STQFP)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
The IDT72261LA/72271LA are exceptionally deep, high speed, CMOS
First-In-First-Out (FIFO) memories with clocked read and write controls.
These FIFOs offer numerous improvements over previous SuperSync
FIFOs, including the following:
The limitation of the frequency of one clock input with respect to the other
has been removed. The Frequency Select pin (FS) has been removed,
thus it is no longer necessary to select which of the two clock inputs,
RCLK or WCLK, is running at the higher frequency.
The period required by the retransmit operation is now fixed and short.
The first word data latency period, from the time the first word is written
to an empty FIFO to the time it can be read, is now fixed and short. (The
variable clock cycle counting delay associated with the latency period found
on previous SuperSync devices has been eliminated on this SuperSync
family.)
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WEN
WCLK
D
0
-D
8
LD SEN
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
WRITE CONTROL
LOGIC
RAM ARRAY
16,384 x 9
32,768 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
MRS
PRS
RT
RESET
LOGIC
RCLK
REN
OE
Q
0
-Q
8
4671 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
FEBRUARY 2018
DSC-4671/6
©
2018 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
The water is coming, pour it
Currently engaged in PLC development, related issues can be discussed, hehe...
破茧佼龙 MCU
What is this hardware encryption method?
Security: Is PICXXX XXX a string of numbers or something? Is this a hardware design specification or some encryption technology? Thank you....
Irenewei Embedded System
AC6102 development board Gigabit Ethernet UDP transmission experiment
[i=s]This post was last edited by Xinhangxian Paotang on 2016-12-15 14:49[/i] [align=center][b][size=5]AC6102 Development Board Gigabit Ethernet UDP Transmission Experiment[/size][/b][/align] [align=l...
芯航线跑堂 FPGA/CPLD
It’s so difficult to buy electronic components~~
I have been busy raising funds for a DIY oscilloscope recently, but I didn't expect that the purchase of components would become the most troublesome thing. I asked my friends to help me buy it for se...
soso Buy&Sell
Want to learn microcontroller
I'm on holiday now, and I want to learn microcontrollers. I have a second-level C language. I hope you can give me some advice....
angel263wy Embedded System
35 Examples of Power Amplifier Circuits
35 Examples of Power Amplifier Circuits...
童诗白 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 814  343  1363  1709  583  17  7  28  35  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号