EEWORLDEEWORLDEEWORLD

Part Number

Search

Q67100-Q2183

Description
3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module
File Size83KB,14 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Compare View All

Q67100-Q2183 Overview

3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module

3.3V 2M
×
64-Bit EDO-DRAM Module
3.3V 2M x 72-Bit EDO-DRAM Module
168pin unbuffered DIMM Module
with serial presence detect
HYM64V2005GU-50/-60
HYM72V2005GU-50/-60
168 Pin JEDEC Standard, Unbuffered 8 Byte Dual In-Line Memory Module
for PC main memory applications
1 bank 2M x 64, 2M x 72 organisation
Optimized for byte-write non-parity or ECC applications
Extended Data Out (EDO)
Performance:
-50
tRAC
tCAC
tAA
tRC
tHPC
RAS Access Time
CAS Access Time
Access Time from Address
Cycle Time
EDO Mode Cycle Time
50 ns
13 ns
25 ns
84 ns
20 ns
-60
60 ns
15 ns
30 ns
104 ns
25 ns
Single +3.3 V
±
0.3 V Power Supply
CAS-before-RAS refresh, RAS-only-refresh
Decoupling capacitors mounted on substrate
All inputs, outputs and clocks are fully LV-TTL compatible
Serial presence detects (optional)
Utilizes 2M
×
8 -DRAMs in SOJ packages
2048 refresh cycles / 32 ms with 11 / 10 addressing (Row / Column)
Gold contact pad
Card Size: 133,35mm x 25,40 mm x 5,30 mm
This DRAM product module family is intended to be fully pin and architecture compatible
with the 168pin unbuffered SDRAM DIMM module family
Semiconductor Group
1
2.97

Q67100-Q2183 Related Products

Q67100-Q2183 Q67100-Q2182 Q67100-Q2181 Q67100-Q2180 HYM64V2005GU-50 HYM64V2005GU-60 HYM72V2005GU-50 HYM72V2005GU-60
Description 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module
Can I use FPGA/CPLD for my graduation project?
I would like to ask you experts, I am a newbie, but I want to develop in the field of FPGA. Now I want to do a graduation project on this aspect, which requires a combination of software and hardware....
海阔更天空 FPGA/CPLD
I don't understand the idea of this program
;***Double-byte binary unsigned number division*** ;Entry condition: dividend is in R2, R3, R4, R5, divisor is in R6, R7. ;Exit information: when OV=0, double-byte quotient is in R2, R3, overflow when...
mxcb2008 Embedded System
Kneeling and begging naked in the snow! ! ! !
I am learning file driver and want to find the header file of NTFS and IFSDDK. I have been searching hard but to no avail. Can any kind-hearted person give me some guidance? Thank you very much!...
wonitaluck Embedded System
MSP430 internal temperature sensor
I always get a negative value the first time, it seems that it is because the content in the interrupt is not executed in time. The value of temp seems to be 0 the first time. I don’t know why. The fo...
jinger0311 MCU
OLED Group
[url]http://item.taobao.com/item.htm?id=9699281145[/url]...
ddllxxrr Buy&Sell
Cadence cannot enter CIS explorer
I want to ask if part of my cis explorer interface is black and I can't use it. Does anyone know what's going on? This interface is always black....
天天1 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 717  812  750  485  2606  15  17  16  10  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号