ABL3-09.0000MHZ-J-4-R-P datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL3-09.0000MHZ-J-4-R-P

ABL3-09.0000MHZ-J-4-R-P: DescriptionParallel - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-09.0000MHZ-J-4-R-P Overview

Parallel - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN

ABL3-09.0000MHZ-J-4-R-P Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1928832933
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Japan
YTEOL	5.98
Other features	AT CUT; FOAM PACK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.015%
frequency tolerance	30 ppm
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	9 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
physical size	L11.5XB5.0XH2.0 (mm)/L0.453XB0.197XH0.079 (inch)
Series resistance	60 Ω
surface mount	NO

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL3 Series

FEATURES:

• Reduced height at 2.0mm

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• Automotive and industrial

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 2.0 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL3 Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100µW typical

± 5ppm max.

500 M

Ω

min at 100Vdc ± 15V

1µW to 500µW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR (Ω)

Ω

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised:

09.01.10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

car ignition replacement circuit

Infrared human body detection circuit

Simple 12V battery charger circuit design

Typical application circuit of XLT604 in AC and DC input

RC bridge oscillation circuit with amplitude stabilization link

telephone dialing circuit

Graduation Project: Design of Intelligent Low-Frequency High-Power Signal Source: It is to design a signal generator using DDS. However, it needs to be controlled by a single-chip microcomputer. My FPGA course is an elective and I have not yet started. I hope all the experts can he...; 瑞康 FPGA/CPLD

Chuanglong DM8148 development board is finally here: , 0)][font=宋体][size=14pt]1 [/size][/font][/color][color=rgb(0, 0, 0)][font=宋体][size=14pt]Development Board[/size][/font][/color]Introduction[/b][align=left][color=rgb(0, 0, 0)][font=宋体][size=12pt] [/s...; Tony2011 Embedded System

Inter-process communication problem of drivers developed with DDK under 32-bit Vista: I encountered a problem of inter-process communication: Under Vista, a virtual printing driver developed with DDK, when using PostThreadMessage() to communicate between two processes, failed to send m...; chenzh Embedded System

The realization of remote communication between PC and Panasonic FPIPLC: 1 Introduction In tap water production enterprises, part of the water is collected from water wells far away from the plant. The water intake points are often unattended. In order to enable the staff ...; frozenviolet Automotive Electronics

Car Fireworks Locator: Can't find your car? Use the car fireworks locatorWhen you go out for sports and park your car in a large outdoor parking lot, your car can easily disappear in the sea of cars. If you are not familiar...; xyh_521 Creative Market

[STM32F769Discovery development board trial] A simple attempt at a usable but not easy-to-use TCP server communication code: The official network port TCP routines all require an operating system and are difficult to use, so I don't want to use the official TCP routines. Fortunately, ST officially provides the steps to use ...; donatello1996 Special Edition for Assessment Centres

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components