EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SG10K

Description
Fast Recovery Rectifiers
File Size1MB,2 Pages
ManufacturerLGE
Websitehttp://www.luguang.cn/web_en/index.html
Download Datasheet View All

SG10K Overview

Fast Recovery Rectifiers

FAQ: How to design an efficient and reliable USB PD power supply in minutes - PI Expert step-by-step tutorial
Live Topic : How to Complete Efficient and Reliable USB PD Power Design in Minutes—PI Expert Step-by-Step Tutorialbrief introduction: The design of USB PD charger/power supply faces some challenges du...
EEWORLD社区 Power technology
How to realize multi-line display with 8X8 LED
When the row line is high and the column line is low, the lights are turned on. How to make sure that there is no interference between lights in different rows in the line-by-line display? Will the co...
yangruizi Embedded System
Why should the PFC bandwidth be controlled at 10~20Hz?
Help, why should the PFC bandwidth be controlled at 10~20Hz? I wonder if any of you can explain this to me, thank you~~...
ohahaha Analogue and Mixed Signal
After using the synchronization chain to handle metastability, there may still be inconsistencies between the input logic and the output logic, right? ? ?
When dealing with metastability, many materials say that using a synchronization chain (multiple D flip-flops) can greatly reduce the problem of metastability. I think its role is to make the input of...
eeleader FPGA/CPLD
AVRJTAG emulator complete home made
Homemade Instructions [url]http://bbs.21ic.com/upfiles/img/20079/200791083935955.pdf[/url] Homemade Schematic [url]http://bbs.21ic.com/upfiles/img/20079/20079108408128.pdf[/url] Bootloader [url]http:/...
njlianjian Microchip MCU
Regarding the use of FPGA language to implement VGA display color bar simulation, it always fails.. Help. There are source programs and simulation screenshots.
library ieee; use ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity vga isport(reset : in std_logic;clk : in std_logic;vga_hs_control : out std_logic;vga_v...
lxbbd FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 8  2279  1814  179  1375  1  46  37  4  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号