EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-ECE-KAAN-22M2171000

Description
LVPECL Output Clock Oscillator, 22.2171MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size2MB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-ECE-KAAN-22M2171000 Overview

LVPECL Output Clock Oscillator, 22.2171MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-ECE-KAAN-22M2171000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1262823867
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency22.2171 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Typical Jitter 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev8: Feb 2014
AD How to use the bottom layer silk screen to print out the drawing?
The operation suddenly did not work properly. Please help....
btty038 PCB Design
Techniques for Optimizing DSP Applications
Digital Signal Processing (DSP) is a specialized method of processing signals and data with the goal of enhancing and modifying these signals. Digital signal processing is also used to analyze signals...
feifei DSP and ARM Processors
Why is there a warning when writing code with EmbestIDE?
Why does the code written in EmbestIDE have a warning, but the same code on other computers has no warning? WARNING: end of file not at end of line; newline inserted, please help an expert...
losng Embedded System
[GD32F350 Development Sharing 6] Dual Serial Port Application of USART0 and USART1
[align=center][/align] As shown in the figure, GD32F350 has two serial ports, USART0 and USART1. You can refer to the manual for details on which pins are multiplexed into the serial ports. My GPIO mu...
Justice_Gao GD32 MCU
Verilog HDL---Operators, assignment statements, and block statements
1. Operators Logical operator// logical AND, || // logical OR, ! // logical NOT;and || are binary operators, and ! is a unary operator; The precedence of logical operatorsand || is lower than that of ...
捍卫真理 FPGA/CPLD
Three questions about compiling Android development kernel under Linux
I am working on compiling the Android kernel under Linux. My boss gave me a compressed package of Android source code. After decompression, there are three files, two .tar.gz files and a description f...
chenbingjy Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1041  1711  1237  1643  1089  21  35  25  34  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号