EEWORLDEEWORLDEEWORLD

Part Number

Search

EQRB13D2J-24.000MTR

Description
CRYSTAL OSCILLATOR, CLOCK, CMOS OUTPUT
CategoryPassive components    oscillator   
File Size867KB,11 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EQRB13D2J-24.000MTR Overview

CRYSTAL OSCILLATOR, CLOCK, CMOS OUTPUT

EQRB13D2J-24.000MTR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7040113927
Reach Compliance Codeunknown
Other featuresPOWER-DOWN; ENABLE/DISABLE FUNCTION; TR, 14 INCH
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency24 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.6mm
longest rise time4 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Ecliptek | EQRB13 Series Oscillator
http://www.ecliptek.com/oscillators/EQRB13/
Log On
| 714-433-1200 |
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EQRB13 Series Oscillator
Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 3.3Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
2011/65 +
2015/863
168 SVHC
Revision A 04/22/2015
Electrical Specifications
Nominal Frequency
2.000MHz to 50.000MHz
Some frequencies within this range may not be available.
Frequency Tolerance/Stability
Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency
Stability over the Operating Temperature Range, Supply Voltage
Change, Output Load Change, First Year Aging at 25°C, Shock, and
Vibration
±100ppm Maximum
±50ppm Maximum
±25ppm Maximum
±20ppm Maximum
0°C to +70°C
-20°C to +70°C
-40°C to +85°C
-40°C to +105°C
-40°C to +125°C
-55°C to +125°C
±3ppm/Year Maximum
3.3V
DC
±10%
5mA Maximum
I
OH
= -2mA
90% of V
DD
Minimum
I
OL
= +2mA
10% of V
DD
Maximum
Measured at 50% of Waveform
50 ±10(%)
50 ±5(%)
Measured at 20% to 80% of Waveform
4nSec Maximum
15pF Maximum
CMOS
Click to Open Phase Noise Table
Power Down (Disabled Output: High Impedance)
70% of V
DD
Minimum or No Connect to Enable Output
Operating Temperature Range
Aging at 25°C
Supply Voltage
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Duty Cycle
Rise Time/Fall Time
Load Drive Capability
Output Logic Type
Phase Noise
Output Control Function
Output Control Input Voltage Logic High
(Vih)
Output Control Input Voltage Logic Low
(Vil)
Power Down Output Enable Time
30% of V
DD
Maximum to Disable Output (High Impedance)
5mSec Maximum
1 of 11
28-Jan-2016 2:06 PM

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2748  2416  2896  2392  174  56  49  59  4  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号