EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT1640ZD2I-25TSSOP

Description
Supervisory Circuits with I2C Serial 64K CMOS EEPROM
File Size127KB,18 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Download Datasheet View All

CAT1640ZD2I-25TSSOP Overview

Supervisory Circuits with I2C Serial 64K CMOS EEPROM

CAT1640, CAT1641
Supervisory Circuits with I
2
C Serial 64K CMOS EEPROM
FEATURES
s
Precision power supply voltage monitor
s
3.0V to 5.5V operation
s
Low power CMOS technology
s
64-Byte page write buffer
s
1,000,000 Program/Erase cycles
s
100 year data retention
H
GEN
FR
ALO
EE
LE
A
D
F
R
E
E
TM
— 5V, 3.3V and 3V systems
- +5.0V (+/- 5%, +/- 10%)
- +3.3V (+/- 5%, +/- 10%)
- +3.0V (+/- 10%)
s
Active low reset, CAT1640
s
Active high reset, CAT1641
s
Valid reset guaranteed at V
CC
=1V
s
400kHz I
2
C bus
s
8-pin DIP, SOIC, TSSOP and TDFN packages
s
Industrial temperature range
DESCRIPTION
The CAT1640 and CAT1641 are complete memory and
supervisory solutions for microcontroller-based systems.
A 64kbit serial EEPROM memory and a system power
supervisor with brown-out protection are integrated
together in low power CMOS technology. Memory
interface is via a 400kHz I
2
C bus.
active, preventing the system microcontroller, ASIC or
peripherals from operating. Reset signals become inactive
typically 200 ms after the supply voltage exceeds the reset
threshold level. With both active high and low reset options,
interface to microcontrollers and other ICs is simple. In
addition, the
RESET
(CAT1640) pin can be used as an
input for push-button manual reset capability.
The CAT1640 provides a precision V
CC
sense circuit
and drives an open drain output,
RESET
low whenever The CAT1640/41 memory features a 64-byte page. In
addition, hardware data protection is provided by a V
CC
V
CC
falls below the reset threshold voltage.
sense circuit that prevents writes to memory whenever V
CC
The CAT1641 provides a precision VCC sense circuit falls below the reset threshold or until V
CC
reaches the reset
that drives an open drain output, RESET high whenever threshold during power up.
VCC falls below the reset threshold voltage.
Available packages include an 8-pin DIP, SOIC, TSSOP
The power supply monitor and reset circuit protect and 4.9 x 3mm TDFN.
memory and system controllers during power up/down
and against brownout conditions. Five reset threshold
voltages support 5V, 3.3V and 3V systems. If power
supply voltages are out of tolerance reset signals become
PIN CONFIGURATION
PDIP (P, L) SOIC (J, W)
A0 1
A1 2
A2 3
VSS 4
CAT1640
8 VCC
7
RESET
6 SCL
5 SDA
TSSOP (U, Y)
A0 1
A1 2
A2 3
VSS 4
A0 1
A1 2
A2 3
VSS 4
CAT1641
TDFN PACKAGE: 4.9MM X 3MM
(RD2, ZD2)
8 VCC
7
RESET
6 SCL
5 SDA
8 VCC
7 RESET
6 SCL
5 SDA
A0
A1
A2
VSS
1
2
3
4
8
7
VCC
RESET
SCL
SDA
CAT1640
CAT1640
6
5
A0 1
A1 2
A2 3
VSS 4
CAT1641
8 VCC
7 RESET
6 SCL
5 SDA
A0
A1
A2
VSS
1
2
3
4
8
7
VCC
RESET
SCL
SDA
CAT1641
6
5
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 25082, Rev. 00
【CN0021】Interfacing I/Q Modulators with the AD9779A Dual-Channel, 1 GSPS High-Speed DAC
Circuit Function and AdvantagesThe circuit described in this article provides a simple and effective interface between the ADL5375 I/Q modulator and the AD9779A high speed DAC. The ADL5375 and AD9779A...
EEWORLD社区 ADI Reference Circuit
Design of a practical computer multi-point temperature detection system
A practical new computer temperature acquisition system with 89C52 as the core is designed. It uses J-type thermocouple as the temperature measuring element and uses the integrated current temperature...
zzzzer16 Test/Measurement
Aircraft, bold prediction
[i=s]This post was last edited by paulhyde on 2014-9-15 03:37[/i]This year's national competition has aircrafts. Dear, are you and your friends shocked? There are aircrafts, angle sensors, and protrac...
季夏木槿 Electronics Design Contest
[ESP32 Learning] Comparison of file reading speeds of two SDIO methods
SDIO supports 4-wire and 1-wire modes. What is the speed difference between the two modes? We tested it on the ESP32_psRAM_Lobo version. The test program is as follows: 1-line mode: [code]import os im...
dcexpert MicroPython Open Source section
Is it possible to draw a logic diagram based on the following paragraph?
[color=#333333][font=宋体,]Assuming that the neighborhood used by the median filter is 3*3, then 9 data need to be known. [/font][/color] [color=#333333][font=宋体,]Adjacent data in the same row can be ob...
魔人布欧01 FPGA/CPLD
FPGA Training
1. Course Introduction In communication and image processing applications, powerful digital signal processing (DSP) capabilities are required. When the fastest digital signal processor (DSP) still can...
yanchao05 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1914  1305  270  1569  1024  39  27  6  32  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号