EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6111C532

Description
CMOS Voltage Detector
File Size519KB,26 Pages
Manufacturer
Download Datasheet View All

XC6111C532 Overview

CMOS Voltage Detector

Preliminary
◆CMOS
Voltage Detector
◆Manual
Reset Input
◆Watchdog
Functions
◆Built-in
Delay Circuit
◆Detect
Voltage Range: 1.6~5.0V, ± 2%
◆Reset
Function is Selectable
V
DFL
(Low When Detected)
V
DFH
(High When Detected)
■APPLICATIONS
●Microprocessor
reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■GENERAL
DESCRIPTION
■FEATURES
Detect Voltage Range
Hysteresis Range
: 1.6V ~ 5.0V, +2%
(100mV increments)
: V
DF
x 5%, TYP.
(XC6101~XC6107)
V
DF
x 0.1%, TYP.
(XC6111~XC6117)
: 1.0V ~ 6.0V
The XC6101~XC6107, XC6111~XC6117 series are
groups of high-precision, low current consumption voltage
detectors with manual reset input function and watchdog
functions incorporating CMOS process technology. The
series consist of a reference voltage source, delay circuit,
comparator, and output driver.
With the built-in delay circuit, the XC6101 ~ XC6107,
XC6111 ~ XC6117 series’ ICs do not require any external
components to output signals with release delay time.
Moreover, with the manual reset function, reset can be
asserted at any time. The ICs produce two types of
output; V
DFL
(low when detected) and V
DFH
(high when
detected).
With the XC6101 ~ XC6105, XC6111 ~ XC6115 series’
ICs, the WD pin can be left open if the watchdog function
is not used.
Whenever the watchdog pin is opened, the internal
counter clears before the watchdog timeout occurs.
Since the manual reset pin is internally pulled up to the V
IN
pin voltage level, the ICs can be used with the manual
reset pin left unconnected if the pin is unused.
The detect voltages are internally fixed 1.6V ~ 5.0V in
increments of 100mV, using laser trimming technology.
Six watchdog timeout period settings are available in a
range from 6.25msec to 1.6sec.
Seven release delay time 1 are available in a range from
3.13msec to 1.6sec.
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain,
CMOS
Watchdog Pin
: Watchdog input
If watchdog input maintains
‘H’ or ‘L’ within the watchdog
timeout period, a reset signal
is output to the RESET
output pin
Manual Reset Pin
: When driven ‘H’ to ‘L’ level
signal, the MRB pin voltage
asserts forced reset on the
output pin.
Release Delay Time
: 1.6sec, 400msec, 200msec,
100msec, 50msec, 25msec,
3.13msec (TYP.) can be
selectable.
Watchdog Timeout Period
: 1.6sec, 400msec, 200msec,
100msec, 50msec,
6.25msec (TYP.) can be
selectable.
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC61X1~XC61X5 (2.7V)
30
Supply Current:
 
ISS (µA)
25
20
15
10
5
0
0
1
2
3
4
5
Input Voltage:
 
VIN (V)
6
Ta=-40
Ta=25
Ta=85
* Not necessary with CMOS output products.
* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)
XC6101_07_XC6111_17 ETR0207_009
1/26
I just started writing things in Verilog and encountered the following problem. Please help me solve it.
I have just started writing things in Verilog and encountered the following problem. I need a solution. The code is as follows: module mux(select_0,a,b,select,outa1,outb1,outa2,outb2,outa3,outb3,outa4...
yuerbuai FPGA/CPLD
Understand the basics of Class A, Class B, and Class AB power amplifier circuits,,,,
Class A Class A amplifiers are the simplest type of amplifiers. For any output waveform, the transistors in their output stage are always on (never completely off). This type of amplifier has excellen...
fish001 Analogue and Mixed Signal
How to transition from MCU to ARM
Nowadays, the embedded field is getting bigger and bigger, and it can be seen everywhere in life. However, it is easy to learn MCU, but I feel that ARM is a bit difficult. ARM is very popular now and ...
fsbbsf ARM Technology
Ask for help linux driver
, 34, 34)][font=Helvetica, Arial, sans-serif]User , Arial, sans-serif]的linux[/font][/color][color=rgb(34, 34, 34)][font=Helvetica, Arial, sans-serif]的memory[/font][/color][color=rgb(34, 34, 34)][font=...
ludian320 Linux and Android
[XMC4700 Relax 5V shield review] 06 Barometer based on BMP180
[b] [/b]2017-12-31[p=null, 2, left][color=rgb(0, 0, 0)][font="][size=3]In the last review, we have finished the LCD display, and it is time to provide some content. Considering the combination with DA...
johnrey MCU
VGA interface problem
I am a beginner in FPGA. When doing VGA interface experiment, do I need to set the screen refresh rate and resolution of the computer first? Also, can I use another laptop as the monitor?...
woaizhudi FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1452  928  2413  2533  920  30  19  49  51  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号