EEWORLDEEWORLDEEWORLD

Part Number

Search

DCMC472M63AB2B

Description
aluminum electrolytic capacitors - screw terminal 63v 4700uf case 1.375 x 3.125in
CategoryPassive components   
File Size327KB,16 Pages
ManufacturerAll Sensors
Environmental Compliance
Download Datasheet Parametric View All

DCMC472M63AB2B Overview

aluminum electrolytic capacitors - screw terminal 63v 4700uf case 1.375 x 3.125in

DCMC472M63AB2B Parametric

Parameter NameAttribute value
ManufactureCornell Dubilie
Product CategoryAluminum Electrolytic Capacitors - Screw Terminal
RoHSYes
Capacitance4700 uF
Voltage Rating DC63 V
Tolerance20 %
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Load Life2000 h
Diamete35 mm (1.375 in)
Length80 mm (3.125 in)
Lead Spacing12.7 mm (0.5 in)
PackagingBulk
ProducComputer Grade Electrolytic Capacitors
Termination StyleScrew
Type DCMC 85 °C High Capacitance, Screw Terminal, Aluminum
Highest Capacitance Screw Terminal Type
With more capacitance and often more ripple-current capabilty than
the best-value Type 3186 capacitor, the Type DCMC capacitor is the
better choice for high-capacitance, power supply filters and energy
storage applications such as welding equipment,UPS systems and
computer hold-up power. The extended cathode foil of the DCMC
assures cool operation with heatflow from the capacitor element to
the can.
Highlights
Specifications
Temperature Range
Capacitance Range
Capacitance Tolerance
Leakage Current
Ripple Current Multipliers
- Highest capacitance value
- Right for Power Supply and UPS systems
- Thermal-Pak™ extended cathode construction
–40 °C to +85 °C
6.3 Vdc to 550 Vdc
110 µF to 2.7 F
–10% +75% ≤ 100 Vdc
–10% +50% ≥ 160 Vdc
≤ 6 √CV µA, 6 mA max, at 5 min
Ambient Temperature
45 °C
2.24
Frequency
50 Hz 60 Hz 120 Hz 360 Hz 1 kHz 5 kHz
1 3/8” & 1 3/4”
Diameters
6.3 to 160 V
200 to 350 V
400 to 550 V
2” & 2 1/2”
Diameters
6.3 to 160 V
200 to 350 V
400 to 550 V
3” & 3 1/2”
Diameters
6.3 to 160 V
200 to 350 V
400 to 550 V
0.92
0.80
0.78
0.93
0.81
0.79
0.95
0.85
0.82
0.94
0.85
0.83
0.95
0.87
0.83
0.96
0.88
0.84
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.05
1.17
1.20
1.04
1.13
1.17
1.02
1.08
1.13
1.10
1.30
1.35
1.07
1.20
1.26
1.04
1.12
1.20
1.10
1.30
1.36
1.11
1.24
1.30
1.05
1.14
1.24
55 °C
2.00
65 °C
1.73
75 °C
1.41
85 °C
1.00
10 kHz
& up
1.12
1.32
1.40
1.12
1.26
1.34
1.05
1.17
1.27
Specifications
Rated Voltage Range
Low Temperature Characteristics
I
mpedance ratio: Z
–20⁰C
∕ Z
+25⁰C
≤ 20 (6.3–10 Vdc)
≤ 8 (16–50 Vdc)
≤ 4 (63–100 Vdc)
≤ 3 (150–550 Vdc
)
Endurance Life Test
2000 h @ full load at 85 °C
∆ Capacitance ±20%
ESR 200% of limit
DCL 100% of limit
500 h @ 85 °C
Capacitance 100% of limit
ESR 100% of limit
DCL 100% of limit
5 to 55 Hz, 0.06” and 10 g max, 1.5 h each of 2 axes
RoHS Compliant
Shelf Life Test
Vibration
CDM Cornell Dubilier • 140 Technology Place • Liberty, SC 29657 • Phone: (864)843-2277 • Fax: (864)843-3800
Relay drive problem. . Solution
Whether it is high or low, the relay will work. When it is high, the voltage difference between the 3rd and 4th pins of the optocoupler is 10V, and the relay is 24V. Shouldn't it be 0 when it is high?...
浅夏 Analog electronics
WinCE Bluetooth problem solved thanks
Hello everyone, I have a few questions to ask you. I am studying the Bluetooth device of embedded system recently. The CPU used is s3c2443, and the OS is WinCE Platform Builder 5.0. I want to build a ...
hongfs Embedded System
How to put constant array in code segment in ARM?
Now I have a large constant array const int testdata[1000]. In order to save memory, I want to put it in the code segment. How do I declare it? In the past, in the microcontroller, the bytes were simp...
dzzl ARM Technology
HPS-to-FPGA access to FPGA I/O
The problem of HPS accessing the i/o port of FPGA through the HPS-to-FPGA bridge. It is not a lightweight bridge. Has anyone done it before? I have been working on it for two days, but it doesn't work...
Makefile FPGA/CPLD
The FPGA pin corresponding to the common IO signal on the PCB is the global clock
Dear heroes, the clock of the crystal oscillator is main_clk. After dividing the clock, we get the AD clock AD_clk. However, in the actual circuit diagram, I connected AD_clk to the pin corresponding ...
sunnian1234 FPGA/CPLD
I hope the experts can give me some advice.
I have a problem and hope that experts can give me some advice. If there is an irregular DC pulse wave (2.0v-28v 0-160ma), and I want to collect it into a battery with a floating voltage of DC10v, how...
likrat Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2596  1350  2626  2583  935  53  28  52  19  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号