EEWORLDEEWORLDEEWORLD

Part Number

Search

1SK1HAB475MMS04007

Description
CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 50V, 4.7uF, THROUGH HOLE MOUNT, RADIAL LEADED
CategoryPassive components    capacitor   
File Size59KB,1 Pages
ManufacturerSAMWHA
Websitehttp://www.samwha.com/
Environmental Compliance
Download Datasheet Parametric View All

1SK1HAB475MMS04007 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 50V, 4.7uF, THROUGH HOLE MOUNT, RADIAL LEADED

1SK1HAB475MMS04007 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2019767337
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance4.7 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM (WET)
JESD-609 codee3
leakage current0.00235 mA
Manufacturer's serial numberSK
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)50 V
ripple current31 mA
surface mountNO
Delta tangent0.1
Terminal surfaceTin (Sn)
Terminal shapeWIRE
24G radar complete development solution
I would like to ask if anyone has developed a complete set of 24G radar. Please contact QQ[url=mailto:13380331958@163.com]3[/url]82755418. Thank you!...
qylin Automotive Electronics
How to implement hot swap of sd card
How to implement hot-swappable SD card using fat16 file system....
chap1 Embedded System
Amplitude stabilization circuit
We have not been able to come up with a circuit that can output a stable amplitude. Does anyone know how to do this? Please help....
princess. Electronics Design Contest
A comprehensive analysis of four high-speed storage interfaces. Who can beat SATA on the beach?
Reprinted from [url]http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html[/url] With faster data transmission speed, smaller space occupation and longer transmission distance, SATA interface succes...
白丁 FPGA/CPLD
How to fix the problem of negative slack in timing constraints
I have already made the constraint in the sdc file create_clock -name {iclk_27M} -period 37.000 -waveform { 0.000 18.500 } [get_ports {iclk_27M}] but its slack is still negative. How can I solve this ...
3008202060 FPGA/CPLD
Help with IAR issues
I am a novice. When debugging a program, I get Fatal Error[Pe005]: could not open source file "df_bh_timera.h" E:\program\Untitled1.c 11.What does it mean? How can I fix it? Thank you very much....
qqnayz Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1827  2403  1848  2903  2808  37  49  38  59  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号