EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AE-2C2301FC156.250000T

Description
LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AE-2C2301FC156.250000T Overview

LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN

SIT3521AE-2C2301FC156.250000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145632813
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency156.25 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Use Verilog to write a 24-key electronic keyboard (FPGA)
1. Basic requirements: (1) General playing function, variable volume (at least two levels) (2) Automatic play function (3) Digital note display function (4) Make a regulated power supply (the work wil...
h-wide FPGA/CPLD
DSP system design - how to mix 5V/3.3V
The development of TI DSP is similar to the development of integrated circuits. New DSPs are all 3.3V, but many peripheral circuits are still 5V. Therefore, in DSP systems, there are often problems wi...
火辣西米秀 DSP and ARM Processors
Innovate, accelerate and connect across every band and protocol with the SimpleLink MCU platform
The technology standards and platforms used for connectivity have a direct impact on real-time sensing, communication, and data sharing, which are critical to global commerce and trade. With endless d...
alan000345 TI Technology Forum
A simple library tour 2 Why encapsulate the library
Why encapsulate libraries? A library can be understood as a binary file compiled separately around several functions. Before compilation, they are generally a series of sub-functions. When an applicat...
辛昕 Programming Basics
How to convert byte[] to Bitmap or Image in Wince smart device C# development?
The usual conversions on the Internet are for .net, and there is no FromStream function for Image in .net Compact. The code I am currently using is: MemoryStream ms = new MemoryStream(byteArrayIn,inde...
zlhjd Embedded System
A newbie needs help, how should I proceed in my studies?
I used to be a software developer, and I am pretty good at C-based languages. I have learned C, C++, VC++, C#, and I have also learned some Java, VB, PHP, ASP, etc.I have some basic knowledge of elect...
joyanhui MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2672  972  2723  289  2510  54  20  55  6  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号