EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9851301QXB

Description
Field Programmable Gate Array, 576 CLBs, 10000 Gates, 166MHz, CMOS, CPGA223, PGA-223
CategoryProgrammable logic devices    Programmable logic   
File Size170KB,22 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

5962-9851301QXB Overview

Field Programmable Gate Array, 576 CLBs, 10000 Gates, 166MHz, CMOS, CPGA223, PGA-223

5962-9851301QXB Parametric

Parameter NameAttribute value
Objectid1528377536
Parts packaging codePGA
package instructionPGA,
Contacts223
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
maximum clock frequency166 MHz
Combined latency of CLB-Max1.6 ns
JESD-30 codeS-CPGA-P223
JESD-609 codee0
length47.244 mm
Configurable number of logic blocks576
Equivalent number of gates10000
Number of terminals223
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize576 CLBS, 10000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height4.318 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width47.244 mm
0
R
QPRO XQ4000XL Series QML
High-Reliability FPGAs
0
2
DS029 (v1.3) June 25, 2000
Product Specification
Development system runs on most common computer
platforms
- Interfaces to popular design environments
- Fully automatic mapping, placement and routing
- Interactive design editor for design optimization
Highest capacity—over 180,000 usable gates
Additional routing over XQ4000E
- Almost twice the routing capacity for high-density
designs
Buffered Interconnect for maximum speed
New latch capability in configurable logic blocks
Improved VersaRing™ I/O interconnect for better Fixed
pinout flexibility
- Virtually unlimited number of clock signals
Optional multiplexer or 2-input function generator on
device outputs
5V tolerant I/Os
0.35
µm
SRAM process
XQ4000X Series Features
Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer Listing)
Ceramic and plastic packages
Also available under the following standard microcircuit
drawings (SMD)
- XQ4013XL 5962-98513
- XQ4036XL 5962-98510
- XQ4062XL 5962-98511
- XQ4085XL 5962-99575
For more information contact the Defense Supply
Center Columbus (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
Available in -3 speed
System featured Field-Programmable Gate Arrays
- SelectRAM™ memory: on-chip ultra-fast RAM with
·
synchronous write option
·
dual-port RAM option
- Abundant flip-flops
- Flexible function generators
- Dedicated high-speed carry logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the benefits of custom CMOS VLSI, while avoiding
the initial cost, long development cycle, and inherent risk of
a conventional masked gate array.
The result of thirteen years of FPGA design experience and
feedback from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the complete Commercial XC4000XL Series Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and timing, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000XL.)
System performance beyond 50 MHz
Flexible array architecture
Low power segmented routing architecture
Systems-oriented features
- IEEE 1149.1-compatible boundary scan logic
support
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- 12 mA sink current per XQ4000XL output
Configured by loading binary file
- Unlimited reprogrammability
Readback capability
- Program verification
- Internal node observability
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS029 (v1.3) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
1
Circuit Design of CAN Bus
After reading some information, it seems that the CAN bus circuit using the PCA82C250 chip has optocoupler isolation, but I saw that the TI development board uses the SN65HVD1050D chip, and there is n...
wstcnsbc1 Microcontroller MCU
Djyos homepage has been completely redesigned
Welcome to [url=http://www.djyos.com]www.djyos.com[/url] [[i]This post was last edited by djyos on 2012-8-20 10:24[/i]]...
djyos Real-time operating system RTOS
The CommandBar Help and Close buttons are unavailable when creating a WinCE5.0 SDI program in VS2005. Why?
const DWORD dwAdornmentFlags = CMDBAR_HELP | CMDBAR_OK; m_wndCommandBar.AddAdornments(dwAdornmentFlags); Only the OK key is available, please advise!...
ajzhumin Embedded System
【R7F0C809】Chapter 7 - Feasibility Analysis to Customer Analysis
[font=宋体][size=12pt]In recent years, with the development of biometric technology, access control systems have also made great progress, and access control systems based on biometric recognition techn...
陌路绝途 Renesas Electronics MCUs
As time goes by, we will all graduate.
Time really flies! I feel helpless! But what can I do? Everything must be faced realistically! Bless myself!...
yyydddccc Talking about work
After DXP2004 generates PCB from schematic, components are on the left and right edges and cannot be moved
[i=s] This post was last edited by 675452482 on 2016-2-20 08:43 [/i] Dear experts: I am a novice DXP2004. After generating PCB from schematic, the components are on the left and right edges (and the e...
675452482 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1487  2737  2320  1418  21  30  56  47  29  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号