EEWORLDEEWORLDEEWORLD

Part Number

Search

P1014CXN5HFA

Description
32-BIT, 800 MHz, RISC PROCESSOR, PBGA425, 19 X 19 MM, 1.90 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, TEPBGA-425
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size802KB,100 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

P1014CXN5HFA Overview

32-BIT, 800 MHz, RISC PROCESSOR, PBGA425, 19 X 19 MM, 1.90 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, TEPBGA-425

P1014CXN5HFA Parametric

Parameter NameAttribute value
MakerNXP
Parts packaging codeBGA
package instructionFBGA,
Contacts425
Reach Compliance Codeunknown
Address bus width
bit size32
boundary scanYES
maximum clock frequency100 MHz
External data bus width
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-PBGA-B425
JESD-609 codee2
length19 mm
low power modeYES
Number of terminals425
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Package shapeSQUARE
Package formGRID ARRAY, FINE PITCH
Maximum seat height1.9 mm
speed800 MHz
Maximum supply voltage1.05 V
Minimum supply voltage0.95 V
Nominal supply voltage1 V
surface mountYES
technologyCMOS
Terminal surfaceTIN SILVER
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
width19 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Base Number Matches1
Freescale Semiconductor
Data Sheet: Advance Information
Document Number: P1014EC
Rev. 4, 05/2014
P1014
P1014 QorIQ Integrated
Processor Hardware
Specifications
The following list provides an overview of the P1014 feature
set:
• High-performance 32-bit Book E-enhanced core based on
the Power Architecture technology:
– 36-bit physical addressing
– Double-precision floating-point support
– 32-Kbyte L1 instruction cache and 32-Kbyte L1 data
cache
– 400- to 1000-MHz clock frequency
• 256-Kbyte L2 cache with ECC. Also configurable as
SRAM and stashing memory
• Two enhanced three-speed Ethernet controllers (eTSECs)
– 10/100/1000 Mbps support
– TCP/IP acceleration, quality of service, and
classification capabilities
– IEEE Std 1588™ support
– RGMII, SGMII
– eTSEC1 supports both RGMII/SGMII interfaces and
eTSEC2 support SGMII interface
• High-speed interfaces supporting the following
multiplexing options:
– Two PCI Express 1.1 interfaces
– Two SATA Revision 2.0 interfaces
– Five lanes of high-speed serial interfaces to be shared
between PCI Express, SATA, and SGMII
• High-speed USB controller (USB 2.0)
– Host and device support
– On-chip USB 2.0 high-speed PHY
– Enhanced host controller interface (EHCI)
– ULPI interface
• Enhanced secure digital host controller (SD/MMC)
• Enhanced serial peripheral interface (eSPI)
• Integrated security engine (ULE CAAM)
– Protocol support includes DES, AES, RNG, CRC,
MDE, PKE, SHA, and MD5.
• DDR3/DDR3L SDRAM memory controller supports and
16-bit with ECC
TePBGA1-425
19 mm x 19 mm
• Programmable interrupt controller (PIC) compliant with
OpenPIC standard
• One 4-channel DMA controller
• Two I
2
C interfaces
• Four UART interfaces
• Integrated Flash controller (IFC)
• TDM
• 16 general-purpose I/O signals
• Operating temperature (Ta - T
j
) range: 0–105 C (standard)
and –40 C to 105 C (extended)
• 19
19 mm 425-ball wirebond TePBGA-1 package with
0.8 mm pitch
This document contains information on a new product. Specifications and information herein
are subject to change without notice.
© Freescale Semiconductor, Inc., 2011-2014. All rights reserved.
Xilinx VHDL RAM Initialization
I found a RAM program on the Internet, as follows. But I also want to add a Restart input port, so I added a process, and when Restart and clk are 1, it initializes through data(10)<="11111111";, but ...
timdong FPGA/CPLD
MTK7688 openwrt burning
MTK7688 openwrt burning. Looking at the information on Baidu online, it is all done by typing commands directly in the UBOOT command line, and the documents are very old, all based on the discontinued...
wateras1 RF/Wirelessly
EEWORLD University Hall - Pan Wenming's Simple Design Method Series of Tutorials Efficient Verilog Design Templates
Pan Wenming's Simple Design Method Series of Courses: Efficient Verilog Design Templates : https://training.eeworld.com.cn/course/4146...
xuehua_12 FPGA/CPLD
LM3S811 DS18B20 single point temperature measurement
The DS18B20 timing is processed by the LM3S811 Timer. The project only writes the DS18B20 single-point temperature detection, and has not yet written a multi-point test to read the serial number and s...
秋——kid Microcontroller MCU
It's urgent. Can any friend explain the PID program and phenomenon in a vivid way?
I need to be more straightforward about the procedures and phenomena. It's too theoretical for me to understand. I'm anxious....
pyy1980 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2607  613  1548  1184  579  53  13  32  24  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号