EEWORLDEEWORLDEEWORLD

Part Number

Search

L2-14000X-F-C-E-A-08-X-X

Description
Parallel - Fundamental Quartz Crystal, 14MHz Nom,
CategoryPassive components    Crystal/resonator   
File Size492KB,3 Pages
ManufacturerWi2Wi
Environmental Compliance
Download Datasheet Parametric View All

L2-14000X-F-C-E-A-08-X-X Overview

Parallel - Fundamental Quartz Crystal, 14MHz Nom,

L2-14000X-F-C-E-A-08-X-X Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1784867359
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.43
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.01%
frequency tolerance50 ppm
JESD-609 codee4
load capacitance8 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency14 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL11.05XB4.65XH2.4 (mm)/L0.435XB0.183XH0.094 (inch)
Series resistance50 Ω
surface mountNO
Terminal surfaceGold (Au)
L2-Series Specifications
11.40L x 4.70W x 3.45H
(mm)
PDI
L2-Series
is a hermetically sealed quartz crystal in resistance-welded SMD
and through hole packages. This crystal, designed to meet your most demanding
specification, is available in standard or custom frequencies and/or with customized
parameters. PDI provides quick-turn sampling for your proto-typing needs,
mass production capability, and competitive pricing.
ex)
L2—25000X—F—B—C—B—18—B—X
*
*(X) for standard or assigned for custimization.
FREQUENCY
03600X – 99999X
=
3.6000MHz -
99.999MHz -
C10000
=
100.00MHz
MODE
F
= Fundamental
3
= 3rd Overtone
TOLERANCE
@ 25°C
A
= ±10
B
= ±25
C
= ±50
S
= Special
FREQUENCY
STABILITY
B
= ±25
C
= ±50
E
= ±100
S
= Special
OPERATING
TEMPERATURE
A
= 0 to +70°C
B
= -20 to +70°C
D
= -40 to +85°C
S
= Special
LOAD
08-99
= pF
SE =
Series
PACKAGE
B
= Surface Mount
(Tape
& Reel)
X
= Through Hole
See below for legacy part numbering configuration for parts designed prior to 02-01-2014, which are still available
Parameter
Frequency Range
Frequency Tolerance
Temperature Range
*1
Frequency Stability
*1
*1
Mode
Fundamental
3rd Overtone
Units
MHz
ppm
°C
°C
ppm
Equivalent Series Resistance
(Maximum)
Drive Level (Typical)
Shunt Capacitance (Maximum)
Load Capacitance (Typical)
Aging (Maximum)
Seal Method
Insulation Resistance
3.600000 to 50.000000
35.000000 to 100.000000
@ +25°C
Per Option
Operating
Per Option
Storage
- 55 to +125
Over Operating Temperature
Per Option
3.600000 to 4.000000 MHz
150
N/A
4.000000 to 5.000000 MHz
120
N/A
5.000000 to 6.000000 MHz
100
N/A
6.000000 to 7.000000 MHz
80
N/A
7.000000 to 10.000000 MHz
60
N/A
10.000000 to 14.000000 MHz
50
N/A
14.000000 to 20.000000 MHz
40
N/A
≥ 20.000000 MHz
30
N/A
24.000000 to 35.000000 MHz
N/A
100
≥ 35.000000 MHz
N/A
80
100
5.0
Per Option
Per Year
±5.0
Resistance Weld
500MΩ Minimum @100Vdc ±15V
*1 - Not all Frequency/Stability/Temperature combinations are available.
Ω
uW
pF
pF
ppm
ex)
L2—25000X—F—C—B—18—B—X
*
Legacy Part Numbering Configuration
FREQUENCY
03600X – 67000X
=
3.6000MHz -
67.000MHz -
MODE
F
= Fundamental
3
= 3rd Overtone
FREQUENCY
STABILITY
B
= ±25
C
= ±50
D
= ±100
S
= Special
OPERATING
TEMPERATURE
A
= 0 to +70°C
B
= -20 to +70°C
D
= -40 to +85°C
S
= Special
LOAD
08-99
= pF
SE =
Series
PACKAGE
B
= Surface Mount
(Tape & Reel)
X
= Through Hole
REV:
NA
SIZE:
A
CAGE:
A
1
of
3
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology
Liyuan ST brand group, ST-LINK/V2, STM32F745VET6 50% off!
[align=left][size=5][color=#ff0000][font=微软雅黑]Subvert low price[/font][font=微软雅黑] [/font][font=微软雅黑]Not willful[/font][font=微软雅黑] [/font][font=微软雅黑]Unhappy[/font][/color][/size][/align][align=left][si...
EEWORLD社区 stm32/stm8
Dear seniors, does anyone have information about nios ii eclipse? I'm begging for it!
Hey guys, I'm a novice, who has information about nios ii eclipse? There is very little information on the Internet, please help...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2388  65  1734  945  1569  49  2  35  20  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号