for
ETHERNET
3.3V
50ppm
LVPECL 7 x 5mm
Features
M
odel: FXO-PC735RGB-312
XO Freq: 312.5MHz
Low Jitter
Low Cost
Tri-State Enable / Disable Feature
Industry Standard Package
Gold over Nickel Termination Finish
V
DD
Enable / Disable
X
PRESS
O
ASICs
GND
FOX
OUTPUT
Electrical Characteristics
Parameters
Frequency Range
Frequency Stability 1
Temperature Range
Supply Voltage
Input Current
Output Load
Start-Up Time
Output Enable / Disable Time
Moisture Sensitivity Level
Termination Finish
MSL
T
O
T
STG
V
DD
I
DD
Differential
T
S
Standard operating
Storage
Standard
Standard Load
Standard
Symbol
F
O
Condition
Maximum Value
(unless otherwise noted)
312.5 MHz
50 ppm
-40°C to +85°C
-55°C to +125°C
3.3V ± 5%
120 mA
50 ohms into V
DD -
2.0V
DC
10 mS
100 nS
1
Au
Note 1 – Stability is inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.
Output Wave Characteristics
Parameters
Output LOW Voltage
Output HIGH Voltage
Output Symmetry
Output Enable
(PIN # 1)
Voltage
Output Disable
(PIN # 1)
Voltage
Cycle Rise Time
Cycle Fall Time
DWG-100725 | Rev. 6/2/2010
Symbol
V
OL
V
OH
V
IH
V
IL
T
R
T
F
Condition
Standard Load
Standard Load
@ 50% Vp-p Level
Maximum Value
1.35V ~ 1.65V
2.055V ~ 2.405V
45% ~ 55%
≥70%
V
DD
≤
30% V
DD
400 pS
400 pS
20% ~ 80% Vp-p
80% ~ 20% Vp-p
Page 1 of 2
FOXElectronics
5570 Enterprise Parkway Fort Myers, Florida 33905 USA +1.239.693.0099 FAX +1.239.693.1554
FOXONLINE
EMEA
Tel/Fax: +44 .1767.312632 |
Asia
Hong Kong Tel: +852.2854.4285 Fax +852.2854.4282 |
Japan
Tel: +81.3.3374.2079 Fax: +81.3.3374.5221
© 2010 FOX ELECTRONICS | ISO9001:2000 Certified
for
ETHERNET
3.3V
50ppm
LVPECL 7 x 5mm
M
odel: FXO-PC735RGB-312
XO Freq: 312.5MHz
Dimensional Drawing & Pad Layout
Phase Jitter & Time Interval Error (TIE) (Typical Measurements)
Frequency
312.5 MHz
Phase Jitter
(12kHz to 20MHz)
TIE
(Sigma of Jitter Distribution)
Units
pS RMS
0.86
3.5
Phase Jitter
is integrated from HP3048 Phase Noise Measurement System; measured directly into 50 ohm input; V
DD
= 3.3V.
TIE
was measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software; V
DD
= 3.3V.
Per
MJSQ
spec (Methodologies for Jitter and Signal Quality specifications)
Random & Deterministic Jitter Composition (Typical Measurements)
Frequency
312.5 MHz
Random (Rj)
(pS RMS)
Deterministic (Dj)
(pS P-P)
Total Jitter (Tj)
(14 x Rj) + Dj
27.7 pS
1.29
9.3
Rj and Dj
, measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software.
Per
MJSQ
spec (Methodologies for Jitter and Signal Quality specifications)
Pin Functional Description
Pin #
1
2
3
4
5
6
Name
E/D
NC
2
1
Type
Logic
Ground
Output
Output
Power
Function
Enable / Disable Control of Output (0 = Disabled)
No Connection – Leave Open
NOTES:
1
2
GND
Output
Output 2
V
DD
3
Electrical Ground for V
DD
LVPECL Oscillator Output
Complementary LVPECL Output
Power Supply Source Voltage
Includes pull-up resistor to V
DD
to provide output when the pin (1) is No Connect. (Also see note 2)
An optional pin # 2 Enable / disable is available.
Installation should include a 0.01µF bypass capacitor placed between V
DD
(Pin 6) and GND (Pin 3) to minimize power supply line noise.
Page
2 of 2
© 2010 FOX ELECTRONICS | ISO9001:2000 Certified | FOXONLINE
3
DWG-100725 | Rev. 6/2/2010
京公网安备 11010802033920号
EEWORLD
