EEWORLDEEWORLDEEWORLD

Part Number

Search

514LCCXXXXXXBAG

Description
Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514LCCXXXXXXBAG Overview

Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6

514LCCXXXXXXBAG Parametric

Parameter NameAttribute value
Parts packaging codeSOIC
package instructionLSON,
Contacts6
Reach Compliance Codeunknow
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length5 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency125 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeLSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE
Certification statusNot Qualified
Maximum seat height1.28 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
Volatile Deep Understanding
Volatile Deep Understanding Just like the more familiar keywords such as const , auto, register , etc. , volatile is a type modifier. It is designed to modify variables that are accessed and modified ...
tony1573 ARM Technology
Summer vacation is coming, what are you going to do!
Whether you have said goodbye to summer vacation or not, summer vacation will eventually go away. This is the price of growing up!Summer vacation is just around the corner. If you were allowed to take...
maylove Talking
Help
I am doing an experiment to measure the width of the ACLK signal. I use CCI1A, but I don't know which pin CCI1A corresponds to. I looked at the pinout diagram but couldn't find it. I only found TA0.1....
zzbaizhi Microcontroller MCU
I would like to ask about the filter coupling problem in HFSS
I recently designed a Chebyshev bandpass filter, first converting it from a low-frequency LPF circuit to a low-frequency BPF circuit. "qNFDr (WM [img=0,700]http://bbs.rfeda.cn/attachment/Mon_1706/275_...
tkjl12 RF/Wirelessly
Don’t be obsessed with technology, is technology a bottomless pit?
My mentor gave me a sentence that I found very profound: Don't be obsessed with technology, technology is a bottomless pit. He asked me to learn some management, organize production, etc., and not to ...
sunany Talking about work
Embedded development introductory textbook example questions
Used to turn off the watchdog and initialize the stack crt0.S [code].text .golbal _start _start: ldr r0,=0x530000 mov r1,#0x0 str r1,[r0] ldr sp,=1024*4 bl main halt_loop: b halt_loop[/code] There is ...
drlin Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1817  1930  2460  522  1812  37  39  50  11  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号