PACE1753/SOS
SINGLE CHIP, MIL-STD-1750A
MEMORY MANAGEMENT UNIT (MMU)
CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL
FEATURES
Implements the MIL-STD-1750A Instruction Set
Architecture for Memory Management and
Protection of up to 1 Megaword. All mapping
memory (10,240 bits) for both the MMU and
BPU functions are included on the chip.
Designed to interface memory to the
PACE1750A/AE.
Provides the following additional functions:
— EDAC, Error Detection and Correction—or
parity generation and detection
— Correct data register—for diagnostics
— First memory failing address register
— Illegal address error detection—
programmable
— Multi-Master arbitration
8-bit extended address laches and drivers on
chip.
20, 25 and 30 MHz operation over the Military
Temperature Range
Single 5V ± 10% Power Supply
Available with Class S manufacturing,
screening, and testing.
SOS Insulated substrate latch-up immunity and
excellent SEU tolerance.
SOS devices are fully interchangeable with
application-proven SMD CMOS P1753 devices.
Available in:
— 68-Lead Quad Pack (Leaded Chip Carrier)
with optional Gull Wing.
MEMORY MANAGEMENT UNIT AND
BLOCK PROTECT UNIT “COMBO”
(PACE1753)—FUNCTIONAL DESCRIPTION
The PACE1753 (COMBO) is a support chip for the
PACE1750A/AE microprocessor family. It provides the
following supporting functions to the system:
1. Memory management and access protection for up
to 1M words.
2 Physical memory write protection for up to 1M words
memory in pages of 1K words each. Separate
protection is provided for the CPU and for DMA in
systems which include DMA.
3. Detection of illegal l/O accesses (as defined by MIL-
STD-1750A) or access to an unimplemented block
of memory. In each case an error flag is generated
to the processor.
4 Detection of double errors on the data bus and
correction of single errors. An error signal is generated
to the processor when a multiple error is detected.
5. RDYA generation. Up to three wait states can be
inserted in the address phase of the bus by generating
a not-ready, RDYA low signal. The number of wait
states required can be programmed in an internal
register in the COMBO.
6. Bus arbitration for up to 4 masters. Arbitration is
done on a fixed priority basis (i.e. by interconnection
of hardware). (In 68 pin package only).
Document #
MICRO-8
REV B
Revised August 2005
PACE1753/SOS
ABSOLUTE MAXIMUM RATINGS
1
Supply Voltage Range
Input Voltage Range
Storage Temperature Range
Input Current Range
Current applied to any output
3
Maximum Power Dissipation
2
Lead Temperature Range
(soldering 10 seconds)
Thermal resistance (θ
JC
):
QL and QG packages
0.5V to +7.0V
0.5V to V
CC
+ 0.5V
–65°C to +150°C
–30mA to +5mA
150mA
1.5W
300°C
8°C/W
RECOMMENDED OPERATING
CONDITIONS
Supply Voltage Range
Case Operating
Temperature Range
Operating Maximum Power
Dissipation (Outputs Open)
Device Type 20MHz
Device Type 30MHz
Device Type 40MHz
4.5V to +5.5V
–55°C to +125°C
0.5W
0.6W
0.7W
Notes
1. Stresses above the absolute maximum rating may cause permanent
damage to the device. Extended operation at the maximum levels
may degrade performance and affect reliability.
2. Must withstand the added power dissipation due to short circuit test
e.g., I
OS
.
3. Duration 1 second or less.
Document #
MICRO-8
REV B
Page 2 of 17
PACE1753/SOS
DC ELECTRICAL SPECIFICATIONS
(Over recommended operating conditions)
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
V
OL
I
IH
Parameter
Input HIGH Voltage
Input LOW Voltage
2
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage,
4
except EXT ADR
0
– EXT ADR
7
Output LOW Voltage,
4
EXT ADR
0
– EXT ADR
7
Input HIGH Current,
except IB
0
– IB
15
,
EDC
0
– EDC
5
,
EXT ADR
0
– EXT ADR
7
Input HIGH Current,
IB
0
– IB
15
, EDC
0
– EDC
5
,
EXT ADR
0
– EXT ADR
7
Input LOW Current,
except IB
0
– IB
15
,
EDC
0
– EDC
5
,
EXT ADR
0
– EXT ADR
7
Input LOW Current,
IB
0
– IB
15
, EDC
0
– EDC
5
,
EXT ADR
0
– EXT ADR
7
Output Three-State Current
Output Three-State Current
Quiescent Power Supply
Current (CMOS Input
Levels, Active)
Quiescent Power Supply
Current (TTL Input
Levels, Active)
Dynamic Power Supply
I
CCD
I
OS
C
IN
C
OUT
Current
Output Short Circuit Current
3
Input Capacitance
Output/Bi-directional
Capacitance
–25
10
15
2.4
V
CC
– 0.2
0.65
0.2
0.65
0.2
300
Min
2.0
–0.5
Max
V
CC
+ 0.5
0.8
–1.2
Unit
V
V
V
V
V
V
V
V
V
µA
V
CC
= 4.5V, I
IN
= –18mA
V
CC
= 4.5V,
V
IN
= 0.8V, 2.0V
V
CC
= 4.5V,
V
IN
= 0.8V, 2.0V
V
CC
= 4.5V,
V
IN
= 0.8V, 2.0V
V
IN
= V
CC
,
V
CC
= 5.5V
V
IN
= V
CC
,
V
CC
= 5.5V
I
OH
= –8.0mA
I
OH
= –300µA
I
OL
= 8.0mA
I
OL
= 300µA
I
OL
= 20.0mA
I
OL
= 300µA
Conditions
1
I
IH
100
µA
I
IL
–50
µA
V
IN
= GND,
V
CC
= 5.5V
V
IN
= GND,
V
CC
= 5.5V
V
OUT
= 2.4V, V
CC
= 5.5V
V
OUT
= 0.5V, V
CC
= 5.5V
V
IN
< 0.2V or < V
CC
– 0.2V
f = 0MHz, Outputs Open,
V
CC
= 5.5V
V
IN
= 3.4V, f = 0MHz,
All Inputs, Outputs Open,
V
CC
= 5.5V
V
CC
= 0V to V
CC
,
tr = tf = 2.5 ns,
Outputs Open,
V
CC
= 5.5V
I
IL
I
OZH
I
OZL
I
CCQC
–50
50
–50
60
µA
µA
µA
mA
I
CCQT
110
90
100
125
mA
mA
mA
mA
mA
pF
pF
F = 20MHz
F = 30MHz
F = 40MHz
V
OUT
= GND, V
CC
= 5.5V
Inputs Only
Outputs Only
(Including I/O Buffers)
Notes
1. 4.5V
≤
V
CC
≤
5.5V, –55°C
≤
T
C
≤
+125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions.
2. V
IL
= –3.0V for pulse widths less than or equal to 20ns.
3. Duration of the short should not exceed one second; only one output may be shorted at a time.
4. Test may be performed by setting/forcing the parameter limit (voltage) and measuring the appropriate current parameter.
Document #
MICRO-8
REV B
Page 3 of 17
PACE1753/SOS
AC ELECTRICAL CHARACTERISTICS
(V
CC
= 4.5V)
20 MHz
Symbol
TD/I (EXT ADR)
V
Parameter
MMU Cache Hit
Min
Max
27
37
32
37
27
32
27
27
36
27
34
34
34
34
32
40
36
64
27
37
27
52
42
67
52
38
25MHz
Min
Max
23
33
28
33
23
28
23
23
32
23
30
30
30
30
28
38
32
60
23
33
23
48
38
63
48
34
30 MHz
Min
Max
21
30
26
31
21
26
21
21
30
21
28
28
28
28
26
36
30
58
21
31
21
46
36
61
46
32
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TSTRBD (EXT
ADR ERR)
L
External Address Error
TC (IBD CORR)
IBD
V
(SING ERR)
H
TC (SING ERR)
L
TIBD
V
(EDC GEN)
V
TSTRBD (EX RDY)
L
TC (EX RDY)
H
TC (WR
PROT)
L
TSTRBD
H
(WR
PROT)
H
TC (GNT1)
H
TC (GNT0)
L
TC (GNT0)
H
TC (GNT1)
L
TC (RDYA)
TFC (IB OUT)
V
TIBD
IN
(MEM
PAR ERR)
TC (MEM
PRT ERR)
TSTRBD (WR
PROT)
TC (WR
PROT)
L
TSTRBD
H
(WR
PROT)
H
TD/I (PROT FLAG)
TD/I (PROT FLAG)
TC (PROT FLAG)
TC (PROT FLAG)
TC (EXT ADR)
Error Correction Read Cycle
Error Correction Read Cycle
Error Correction Read Cycle
EDAC or Parity Write Cycle
MMU Cache Miss
MMU Cache Miss
MMU Cache Miss
MMU Cache Miss
Arbiter LOW to HIGH Priority
Arbiter LOW to HIGH Priority
Arbiter HIGH to LOW Priority
Arbiter HIGH to LOW Priority
Address Ready
Clock to IB Out Valid (I/O Read)
Parity Mode
Memory Protect Error
Write Protect Cache Hit
Write Protect Cache Miss
Write Protect Cache Miss
Cache Hit (BPU Protection Error)
Cache Hit (MMU Key-Lock Error)
Cache Miss (BPU Protection Error)
Cache Hit (MMU Key-Lock Error)
Clock to EXT ADR Valid (Miss)
Notes:
1. 4.5V
≤
V
CC
≤
5.5V, –55°C
≤
T
C
≤
+125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions.
2. V
IL
= –3.0V for pulse widths less than or equal to 20ns.
3. Duration of the short should not exceed one second; only one output may be shorted at a time.
4. Pulse width of
WR PROT/PROT
FLAG shall be
≥
80% of
STRBD
pulse width.
5. Functional tests shall consist of the same functional tests used when testing the equivalent bulk CMOS, MIL-STD-883 compliant, Class B SMD
5962-89505 device.
Document #
MICRO-8
REV B
Page 4 of 17
京公网安备 11010802033920号
EEWORLD
