530FC1279M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FC1279M00DGR

530FC1279M00DGR: DescriptionLVDS Output Clock Oscillator, 1279MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC1279M00DGR Overview

LVDS Output Clock Oscillator, 1279MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC1279M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknow
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1279 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC 12V to AC 100V inverter power supply circuit diagram

Transistor-driven AC regulated power supply circuit

Travel switch controls forward and reverse starting circuit

LM317 extended current circuit diagram

Op amp execution circuit

Object detection circuit

【GD32L233C-START Review】5. IIC driving OLED: This post explains the driving of OLED.This article is just an example. It adds OLED function based on my second post in this series. Click to jump: https://bbs.eeworld.com.cn/thread-1192155-1-1.html1...; hehung GD32 MCU

Verilog HDL---Composition of complex digital systems: 1. Control logic of computing components and data flow ( 1 ) Types of digital logic circuits 1 ) Combinational logic; 2 ) Sequential logic; Synchronous finite state machine is the basis of synchronous...; 捍卫真理 FPGA/CPLD

PCB circuit board heat dissipation tips: The heat generated by electronic equipment during operation causes the internal temperature of the equipment to rise rapidly. If the heat is not dissipated in time, the equipment will continue to heat...; ohahaha PCB Design

Windows and Linux serial communication problem: The PC and ARM board are connected through a serial line. I have read about the serial communication of VC these two days and have a general understanding of the sending and receiving data operations ...; ascendentcgc Linux and Android

Analyzing the Bluetooth and MSP430 Audio Sink Reference Design: [i=s]This post was last edited by 灞波儿奔 on 2017-3-15 22:45[/i] [p=30, null, left]TI's Bluetooth + MSP430 audio heat sink reference design can be used by customers to create a variety of low-end, low-po...; 灞波儿奔 Microcontroller MCU

I want a cc2530 temperature acquisition program, the simplest one will do: I'm stuck at this point now, there is no procedure, no reference, the simplest one will do, please help me...; q137226446 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components