EEWORLDEEWORLDEEWORLD

Part Number

Search

B64290A0084X059

Description
ferrite toroids / ferrite rings toroid n59 102 X 66.0 X 15.0
CategoryPassive components   
File Size348KB,5 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B64290A0084X059 Overview

ferrite toroids / ferrite rings toroid n59 102 X 66.0 X 15.0

B64290A0084X059 Parametric

Parameter NameAttribute value
ManufactureEPCOS
Product CategoryFerrite Toroids / Ferrite Rings
RoHSYes
ProducToroids
Inside Diamete66 mm
Outside Diamete102 mm
Outside Heigh15 mm
Core MaterialN59
Factory Pack Quantity12
TypeToroid Ferrite
R 22.1/13.7/7.9
Ferrite core
Series/Type:
Ordering code:
Date:
Version:
B64290
B64290A0719X049
2017-08-29
4
Content of header bars 1 and 2 of data sheet will be automatically entered in headers and footers! Please fill in the table and then
change the color to "white". This ensures that the table disappears (invisible) for the customer PDF.
Don't change formatting when entering or pasting text in the table and don't add any cell or line in and to it!
Identification/Classification 1
R 22.1/13.7/7.9
(header 1 + top left bar):
Identification/Classification 2
Ferrite core
(header 2 + bottom left header bar):
Ordering code: (top right header bar)
B64290A0719X049
Series/Type: (bottom right header bar)
B64290
Preliminary data (optional):
Department:
Date:
2017-08-29
Version:
4
EPCOS AG 2017. Reproduction, publication and dissemination of this publication, enclosures hereto and the information
contained therein without EPCOS' prior express consent is prohibited.
EPCOS AG is a TDK Group Company.
The long-awaited Cyclone V SoC has started shipping, and the development kit has been released simultaneously
One of the biggest uses of the development kit is as a reference design. [font=新宋体][size=4][color=#000000][backcolor=white][/backcolor][/color][/size][/font] [p=20, null, left][font=新宋体][size=4][color...
wstt FPGA/CPLD
Discussion on IAP Upgrade Procedure
I wonder how you deal with the IAP program upgrade problem and what is the basic method?My personal idea is to refer to the methods of u-boot and linux. I wonder if there is a better implementation pr...
daicheng Embedded System
STM32F10 Chinese reference material
I'm new here, and I'd like to share with you the Chinese reference materials for STM32F10...
bingdongshijian stm32/stm8
Has anyone written an i2c for zlg7290?
Looking for a package, I can't understand this file of zlg...
citymoon Microcontroller MCU
Showing my products + my development board
This content is originally created by EEWORLD forum user xiyue521 . Ifyou need to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. h][ attach]44...
xiyue521 Special Edition for Assessment Centres
Comparison of two Verilog codes
[code]always(posedge CLOCK) case(i) 0: if(C1 == 8) begin C1 <= 4' d0; i <= i + 1' b1; end else begin reg1 <= reg1 + 1' b1; C1 <= C1 + 1' b1; end endcase always(posedge CLOCK) case(i) 0,1,2,3,4,5,6,7: ...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1841  1467  985  548  1929  38  30  20  12  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号